

SN8F5000 Family Instruction Mapping Table

8051-based Microcontroller

1 Overview

SN8F5000 is 8051 Flash Type microcontroller supports comprehensive assembly instructions and which are fully compatible with standard 8051. To reduce the loading of code conversion when replace MCU from 8-Bit Flash/ OTP Type to 8051 Flash Type. This document supplies the information about mapping assembly instructions from 8-Bit Flash/ OTP Type to 8051 Flash Type. It categorizes the assembly instructions into five categories— data transfer operation, arithmetic operation, logic operation, process operation, and program branch.

2 Table of Contents

1 Overview 2

2 Table of Contents 3

3 Revision History..... 4

4 Instruction Mapping Table 5

3 Revision History

Revision	Date	Description
1.0	Nov 2015	First issue

4 Instruction Mapping Table

Symbol description

Symbol	Description
M	Working register R0 - R7, one of 128 internal RAM locations, any Special Function Register or directly/indirectly addressed data
I	8-bit constant (immediate operand)
bit	One of 128 software flags located in internal RAM, or any flag of bit-addressable Special Function Registers
addr16	Destination address for LCALL or LJMP, can be anywhere within the 64-Kbyte page of program memory address space
addr11	Destination address for ACALL or AJMP, within the same 2-Kbyte page of program memory as the first byte of the following instruction
rel	SJMP and all conditional jumps include an 8-bit offset byte. Its range is +127/-128 bytes relative to the first byte of the following instruction
A	Accumulator
ins	One instruction

Data transfer operations

Mnemonic		Description	CY	AC	OV
8-bit Flash Type 8-bit OTP Type	8051 Flash Type				
MOV A, M	MOV A, M	$A \leftarrow M$	-	-	-
MOV M, A	MOV M, A	$M \leftarrow A$	-	-	-
B0MOV A, M	MOV A, M	$A \leftarrow M$ (bank 0)	-	-	-
B0MOV M, A	MOV M, A	M (bank 0) $\leftarrow A$	-	-	-
MOV A, I	MOV A, I	$A \leftarrow I$	-	-	-
B0MOV M, I	MOV M, I	$M \leftarrow I$	-	-	-
XCH A, M	XCH A, M	$A \leftrightarrow M$	-	-	-
B0XCH A, M	XCH A, M	$A \leftrightarrow M$	-	-	-
MOVC	CLR A MOV DPTR, #Addr MOVC A, @A+DPTR	$A \leftarrow \text{ROM [DPTR]}$	-	-	-

Arithmetic operations

Mnemonic		Description	CY	AC	OV
8-bit Flash Type 8-bit OTP Type	8051 Flash Type				
ADC A, M	ADDC A, M	$A \leftarrow A + M + C$, if occur carry, then CY=1, else CY=0	√	√	√
ADC M, A	ADDC A, M MOV M, A	$M \leftarrow A + M + C$, if occur carry, then CY=1, else CY=0	√	√	√
ADD A, M	ADD A, M	$A \leftarrow A + M$, if occur carry, then CY=1, else CY=0	√	√	√
ADD M, A	ADD A, M MOV M, A	$M \leftarrow A + M$, if occur carry, then CY=1, else CY=0	√	√	√
B0ADD M, A	ADD A, M MOV M, A	M (bank 0) $\leftarrow M$ (bank 0) + A, if occur carry, then CY=1, else CY=0	√	√	√
ADD A, I	ADD A, I	$A \leftarrow A + I$, if occur carry, then CY=1, else CY=0	√	√	√
SBC A, M	SUBB A, M	$A \leftarrow A - M - /CY$, if occur borrow, then CY=0, else CY=1	√	√	√
SBC M, A	SUBB A, M MOV M, A	$M \leftarrow A - M - /CY$, if occur borrow, then CY=0, else CY=1	√	√	√

SUB A, M	CLR C SUBB A, M	$A \leftarrow A - M$, if occur borrow, then CY=0, else CY=1	√	√	√
SUB M, A	CLR C SUBB A, M MOV M, A	$M \leftarrow A - M$, if occur borrow, then CY=0, else CY=1	√	√	√
SUB A, I	CLR C SUBB A, I	$A \leftarrow A - I$, if occur borrow, then CY=0, else CY=1	√	√	√
DAA	DA A	To adjust ACC's data format from HEX to DEC	√	-	-
MUL A, M	MUL A, B	$B, A \leftarrow A * B$, The LB of product stored in Acc and HB stored in B register. The carry flag is always cleared.	√	-	√

Logic operations

Mnemonic		Description	CY	AC	OV
8-bit Flash Type 8-bit OTP Type	8051 Flash Type				
AND A, M	ANL A, M	$A \leftarrow A \text{ and } M$	-	-	-
AND M, A	ANL M, A	$M \leftarrow A \text{ and } M$. M only support directly addressed location.	-	-	-
AND A, I	ANL A, I	$A \leftarrow A \text{ and } I$	-	-	-
OR A, M	ORL A, M	$A \leftarrow A \text{ or } M$	-	-	-
OR M, A	ORL A, M	$M \leftarrow A \text{ or } M$, M only support directly addressed location	-	-	-
OR A, I	ORL A, I	$A \leftarrow A \text{ or } I$	-	-	-
XOR A, M	XRL A, M	$A \leftarrow A \text{ xor } M$	-	-	-
XOR M, A	XRL M, A	$M \leftarrow A \text{ xor } M$, M only support directly addressed location	-	-	-
XOR A, I	XRL A, I	$A \leftarrow A \text{ xor } I$	-	-	-
COM M	MOV A, M CPL A	$A \leftarrow M$ (1's complement)	-	-	-
COMM M	MOV A, M CPL A MOV M, A	$M \leftarrow M$ (1's complement)	-	-	-

Process operations

Mnemonic		Description	CY	AC	OV
8-bit Flash Type 8-bit OTP Type	8051 Flash Type				
SWAP M	MOV A, M SWAP A	$A (b3\sim b0, b7\sim b4) \leftarrow M(b7\sim b4, b3\sim b0)$	-	-	-
SWAPM M	MOV A, M SWAP A MOV M, A	$M(b3\sim b0, b7\sim b4) \leftarrow M(b7\sim b4, b3\sim b0)$	-	-	-
RRC M	MOV A, M RRC A	$A \leftarrow RRC M$	√	-	-
RRCM M	MOV A, M RRC A MOV M, A	$M \leftarrow RRC M$	√	-	-
RLC M	MOV A, M RLC A	$A \leftarrow RLC M$	√	-	-
RLCM M	MOV A, M RLC A MOV M, A	$M \leftarrow RLC M$	√	-	-
CLR M	MOV M, #00H	$M \leftarrow 0$	-	-	-
BCLR M.b	CLR bit	bit $\leftarrow 0$, only support directly addresses bit	-	-	-
	CLR C	CY $\leftarrow 0$, only support carry flag	√	-	-
BSET M.b	SETB bit	bit $\leftarrow 1$, only support directly addresses bit	-	-	-
	SETB C	CY $\leftarrow 1$, only support carry flag	√	-	-
BOBCLR M.b	CLR bit	bit $\leftarrow 0$, only support directly addresses bit	-	-	-
	CLR C	CY $\leftarrow 0$, only support carry flag.	√	-	-
BOBSET M.b	SETB bit	bit $\leftarrow 1$, only support directly addresses bit	-	-	-
	SETB C	CY $\leftarrow 1$, only support carry flag	√	-	-

Branch operations

Mnemonic		Description	CY	AC	OV
8-bit Flash Type 8-bit OTP Type	8051 Flash Type				
CMPRS A, I	SUBB A, I JZ rel ins	$C \leftarrow A - I$, if A = I, then skip next instruction	√	√	√

	rel: ins				
CMPRS A,M	SUBB A,M JZ rel ins rel: ins	$C \leftarrow A - M$, if $A = M$, then skip next instruction	√	√	√
INCS M	MOV A, M INC A JZ rel ins rel: ins	$A \leftarrow M + 1$, if $A = 0$, then skip next instruction	-	-	-
INCMS M	INC M MOV A, M JZ rel ins rel: ins	$M \leftarrow M + 1$, if $M = 0$, then skip next instruction	-	-	-
INC M	MOV A, M INC A	$A \leftarrow M + 1$	-	-	-
INCM M	INC M	$M \leftarrow M + 1$	-	-	-
DECS M	MOV A, M DEC A JZ rel ins rel: ins	$A \leftarrow M - 1$, if $A = 0$, then skip next instruction	-	-	-
DECMS M	DEC M MOV A, M JZ rel ins rel: ins	$M \leftarrow M - 1$, if $M = 0$, then skip next instruction.	-	-	-
DEC M	MOV A, M DEC A	$A \leftarrow M - 1$	-	-	-
DECM M	DEC M	$M \leftarrow M - 1$	-	-	-
BTS0 M.b	JB bit, rel	If bit = 0, then skip next instruction. Only	-	-	-

	ins rel: ins	support directly address bit			
BTS1 M.b	JNB bit, rel ins rel: ins	If bit = 1, then skip next instruction. Only support directly address bit	-	-	-
BOBTS0 M.b	JB bit, rel ins rel: ins	If bit = 0, then skip next instruction. Only support directly address bit	-	-	-
BOBTS1 M.b	JNB bit, rel ins rel: ins	If bit = 1, then skip next instruction. Only support directly address bit	-	-	-
TS0M M	-	If M = 0, Z = 1. Else Z = 0	-	-	-
JMP d	AJMP addr11	Absolute jump	-	-	-
	LJMP addr16	Long jump	-	-	-
	SJMP rel	Short jump (relative address).	-	-	-
CALL d	ACALL addr11	Absolute subroutine call	-	-	-
	LCALL addr16	Long subroutine call	-	-	-
CALLHL	ACALL addr11	Absolute subroutine call	-	-	-
	LCALL addr16	Long subroutine call	-	-	-
CALLYZ	ACALL addr11	Absolute subroutine call	-	-	-
	LCALL addr16	Long subroutine call	-	-	-

Branch operations

Mnemonic		Description	CY	AC	OV
8-bit Flash Type 8-bit OTP Type	8051 Flash Type				
RET	RET	PC ← Stack	-	-	-
RETI	RETI	PC ← Stack, and to enable global interrupt	-	-	-
RETLW I	RET MOV A, I	PC ← Stack, and load I to ACC	-	-	-
NOP	NOP	No operation	-	-	-

SN8F5000 Family Instruction Mapping Table

8051-based Microcontroller

Corporate Headquarters

10F-1, No. 36, Taiyuan St.
Chupei City, Hsinchu, Taiwan
TEL: +886-3-5600888
FAX: +886-3-5600889

Taipei Sales Office

15F-2, No. 171, Songde Rd.
Taipei City, Taiwan
TEL: +886-2-27591980
FAX: +886-2-27598180
mkt@sonix.com.tw
sales@sonix.com.tw

Hong Kong Sales Office

Unit 2603, No. 11, Wo Shing St.
Fo Tan, Hong Kong
TEL: +852-2723-8086
FAX: +852-2723-9179
hk@sonix.com.tw

Shenzhen Contact Office

High Tech Industrial Park,
Shenzhen, China
TEL: +86-755-2671-9666
FAX: +86-755-2671-9786
mkt@sonix.com.tw
sales@sonix.com.tw

USA Office

TEL: +1-714-3309877
TEL: +1-949-4686539
tlightbody@earthlink.net

Japan Office

2F, 4 Chome-8-27 Kudanminami
Chiyoda-ku, Tokyo, Japan
TEL: +81-3-6272-6070
FAX: +81-3-6272-6165
jpsales@sonix.com.tw

FAE Support via email

8-bit Microcontroller Products:
sa1fae@sonix.com.tw
All Products: fae@sonix.com.tw