



SN95302FG/SN95303FG Specification

Released Version: v 1.01

AMENDMENT HISTORY

Version	Date	Description
Ver 1.00	2016/12/26	First Version.
Ver 1.01	2017/03/08	Update and modify the contents of the chapter



===== **CONTENTS** =====

1.	INTRODUCTION.....	3
2.	FEATURES	3
2.1	SN95302FG/SN95303FG SERIES FEATURES.....	5
2.2	PIN DIAGRAMS.....	6
3.	MULTI-FUNCTION OF I/O	7
4.	PIN ASSIGNMENTS	8
5.	MEMORY.....	10
5.1	INTERNAL PROGRAM MEMORY	10
5.2	INTERNAL USER RAM	10
5.3	EXTERNAL PROGRAM MEMORY	11
6.	SYSTEM CLOCK.....	12
7.	I/O PORT	12
8.	TIMER/COUNTER.....	13
9.	INTERRUPT	14
10.	EXTERNAL STORAGE DEVICES.....	15
10.1	SPI FLASH CONTROLLER	15
10.2	XTRROM / SD CARD INTERFACE.....	15
11.	AUDIO CODEC.....	16
11.1	ADC	16
11.2	STEREO AUDIO DAC	16
12.	10-BIT SAR ADC.....	16
13.	COMMUNICATION INTERFACE.....	16
13.1	USB INTERFACE	16
13.2	MSP INTERFACE (ONLY SN95302FG).....	16
13.3	SPI INTERFACE.....	17
13.4	OID SENSOR INTERFACE	17
14.	REGULATOR.....	17
15.	ELECTRICAL CHARACTERISTICS.....	17
16.	PACKAGE DETAILS.....	18
17.	CONTACT INFORMATION	19

1. Introduction

The SN95302FG/SN95303FG is a 16-bit DSP processor with SONiX OID3 decoder function. The OID3 provides up to 268M indexes for general code used. OID3 also provides position code for handwriting application.

The 16-bit DSP runs at 48MHz with 48MIPS high performance processing speed. The SN95302FG/SN95303FG has built-in 64KW ROM, 16KW Program RAM and 16KW Working RAM. However, it allows run code at external SPI flash or SD/MMC.

Peripherals embedded in the SN95302FG/SN95303FG include OID sensor interface, XtraROM interface, SD/MMC controller, USB device, MSP(only SN95302FG), SPI Master/Slave interface, PWM Output, Audio ADC SAR ADC, Stereo DAC and I2S.

2. Features

- ◆ Built-in 16-bit DSP core
- ◆ 48 MIPS CPU Performance under 48MHz, 1 Clock per 1 Instruction.
- ◆ Clock Type:
 - 48MHz for system clock
 - 32KHz for system clock
- ◆ High Speed Clock Source (pumping from 12MHz → 48MHz by PLL circuit)
 - 12MHz crystal oscillator
- ◆ Low Speed Clock Source:
 - 32KHz clock is be generated from 12MHz (The actually is 31250Hz)
- ◆ Operation Mode:
 - Normal mode (hi-speed clock enable)
 - Slow mode (hi-speed clock enable, PLL disable, slow-speed clock disable)
 - Watch mode (chip entry power-down mode and wake-up per 0.5/1 sec automatically)
 - Power-down mode (both hi-speed and low-speed clock disable)
- ◆ Three 16-bit Timers, 1 Watch Dog Timer, 1 RTC
 - Timers with Individual pre-scalar and auto-reload function
 - Event Counter (Combine Timer and Input Pin P0.0~P0.2)
 - Watch Dog Timer (WDT) with 0.25/0.5/1/2-sec period
 - RTC with 0.5/1-sec period
- ◆ Interrupt Sources
 - 1 for ADC, 3 for Timers, 1 for RTC, 1 for SPI, 1 for AD, 1 for DA, 1 for I2S, 1 for MSP
 - 3 for External (P0.0~P0.2), 1 for USB, 1 for XtraROM, 4 for DMA
- ◆ 64K*16 ROM and 16K*16 Program RAM
- ◆ Total 16K*16 Internal RAM memory configuration for Program or Working RAM
 - Mode 0: 8K*16 Program RAM + 8K*16 Working RAM
 - Mode 1: 4K*16 Program RAM + 12K*16 Working RAM
 - Mode 2: 12K*16 Program RAM + 4K*16 Working RAM (default)
 - Mode 3: 16K*16 Working RAM
- ◆ Support Barrel Shifter and 16×16 to 32-bit multiplier
- ◆ DMA provided (USB/XtraROM/SD/SPI)



- ◆ Built-in ICE Debug Function
- ◇ OID3 Decoder
 - ◆ Compactable with OID2 code index
 - OID3 decoder can recognize OID3 code and OID2 code at the same time.
 - ◆ Great amount number of OID3 index.
 - OID3 code designed to make up 268M code numbers
 - ◆ General OID3 Code
 - We provide all users share the same 500K OID3 code index to do their applications.
 - ◆ Dedicated OID3 Code
 - If Customer's application is important or some other reason else, we can provide dedicated OID3 code. Other OID3 decoder of SN95302FG/SN95303FG Series can't recognize these assigned dedicated OID3 code. We provide 63 sets of Dedicated OID3 code, each set contains unique 500K OID3 code index.
 - Customer applied a set Dedicated OID3 code, they can do their application with 1000K OID3 code index. 500K Dedicated code and 500K General code.
 - ◆ Handwrite Application
 - With proper OID3 code placement called position code, we can do handwriting application.
 - ◆ Printing Concentration
 - OID3 code size is almost the same with OID2 code size. The density of printing OID3 code will be darker 1.538 times than OID2 code.

2.1 SN95302FG/SN95303FG Series Features


Device	SN95302FG	SN95303FG
Pins	80	80
Communication SPI	No 4-bit Mode	No 4-bit Mode
Huffman Decoder	Yes	Yes
ICE	Yes	Yes
GPIO INT	1	1
MSP	Yes	No
OID	Yes	Yes
Program SPI	Yes	Yes
PWM	1	1
RTC	1	1
SAR ADC	2	2
SD ADC	Yes	Yes
SD DAC	Yes	Yes
SD Card 1	Yes	Yes
SD Card 2	Port 3	Port 3
Timer	3	3
USB	Yes	Yes
WDT	Yes	Yes
XtraROM	Yes	Yes

⟨Note⟩ :


The bit7 (SYSCONF) of register 0x7C can be selected SD Card 2 output pin. 0: SD Card 2 pinout at Port3; 1: SD Card 2 pinout at Port 1.

2.2 Pin Diagrams

SN95302FG



SN95303FG



<Note> :

The "TEST" pin MUST tie to GND at PCB layout.

3. Multi-Function of I/O

	Pin	Multi-Function of I/O				LQFP80	LQFP80	Remark
						SN95302FG	SN95303FG	
PORT0	P0.0	INT	INT0			●	●	USB_Plug In
	P0.3	PWM	PWMIO#0			●	●	SD1_Power
	P0.7	Communication SPI	SPISCK2	ICE	ICE_SCK	●	●	
	P0.8		SPIMISO2		ICE_CS#	●	●	
	P0.9		SPIMOSI2		ICE_MOSI	●	●	
	P0.10		SPICS2		ICE_MISO	●	●	
PORT1	P1.0	Program SPI	SPICS1			●	●	
	P1.1		SPISCK			●	●	
	P1.2		SPIMISO			●	●	
	P1.3		SPIMOSI			●	●	
	P1.4		SPIED2			●	●	
	P1.5		SPIED3			●	●	
	P1.6	MSP	MSP_CLK			●		
	P1.7		MSP_DAT			●		
PORT3	P3.11		NFCS	SD Card 2	SDCLK#2	●	●	
	P3.12		R/B		SDCMD#2	●	●	
	P3.13		NFALE		SDD0#2	●	●	
	P3.14				SDD1#2	●	●	
	P3.15		NFRE		SDD2#2	●	●	
PORT4	P4.0	Xtra ROM	NFWP	SD Card 1	SDCLK	●	●	
	P4.1		NFCLE		SDCMD	●	●	
	P4.2		NFD0		SDD0	●	●	
	P4.3		NFD1		SDD1	●	●	
	P4.4		NFD2		SDD2	●	●	
	P4.5		NFD3		SDD3	●	●	
	P4.6		NFD4		SDD3#2	●	●	
	P4.7		NFD5			●	●	
	P4.8		NFD6			●	●	
	P4.9		NFD7			●	●	
	P4.12	SAR ADC	AIN0			●	●	
	P4.13		AIN1			●	●	

4. Pin Assignments


Pin Name	SN95302FG No. of Pin	SN95303FG No. of Pin
VSSA_ADC	1	1
TEST	2	2
ICE_MS	3	3
P0.0	4	4
P1.0	5	5
P4.0	6	6
VDDDP	7	7
VSSDP		8
P0.3	8	9
P1.1	9	10
P1.6_MSP_CLK	10	
VDDA_SAR	11	11
AVREFH	12	12
AIN0	13	13
AIN1	14	14
VSSA_SAR	15	15
XIN_12M	16	16
XOUT_12M	17	17
ESTB	18	18
VSSA_LDO	19	19
VDDAL_LDO	20	20
VDDA_LDO	21	21
VDDAL_PHY	22	22
VDDA_PHY	23	23
VSSA_PHY	24	24
PHY_DM	25	25
PHY_DP	26	26
P1.7_MSP_DAT	27	
P4.1	28	27
P4.2	29	28
P1.2	30	29
VDDDP	31	30
VSSDP		31
VDD	32	32
P4.3	33	33
P4.4	34	34
P0.9	35	35
P1.4	36	36
P0.10	37	37
P0.7	38	38
P0.8	39	39
P1.3	40	40
VDDDP	41	41
VSSDP	42	42
VDD	43	43
P4.5	44	44
P4.6	45	45
P3.11	46	46



P3.12	47	47
P4.7	48	48
P4.8	49	49
P3.13	50	50
P3.14	51	51
VDDDP	52	52
VSSDP	53	53
P1.5	54	54
P3.15	55	55
P4.9	56	56
GPIO0	57	57
GPIO1	58	58
GPIO2	59	59
SEN_D0	60	60
SEN_D1	61	61
SEN_CLK	62	62
SEN_CMD	63	63
VDDA33	64	64
IRLED2	65	65
IRLED1	66	66
VSSA33	67	67
VSSA_DRV	68	68
VOUTP	69	69
VDDA_DRV	70	70
VOUTN	71	71
VDDA_DAC	72	72
DAC_VMD	73	73
VCOM	74	74
VSSA_DAC	75	75
ADC_VMD	76	76
MICBIAS	77	77
VDDA_ADC	78	78
MIC_N	79	79
MIC_P	80	80

5. Memory

In SN95302FG/SN95303FG, it includes 64KW ROM, 16KW Program RAM and 16KW User RAM. The following is the detailed description.



5.1 Internal Program Memory

In SN95302FG/SN95303FG program memory, we provide SONiX standard code in the 64KW ROM, it includes MP3, FAT, SD Card/XtraROM, ADC, DAC and so on function, the detailed function and usage please refer to Application Note. Moreover, the 16KW Program RAM is reserved for user to run their function which is from external storage, for example, SPI Flash, SD Card or XtraROM.

Address Range	Size (word)	Usage	DSP	DMA
0x000000 ~ 0x003FFF	16K	Program ROM	R	--
0x280000 ~ 0x28BFFF	48K	Program ROM	R	--
0x004000 ~ 0x007FFF	16K	Program RAM	R	R/W


5.2 Internal User RAM

Total 16K*16 Internal RAM memory configuration for Program and Working RAM


- Mode 0: 8K*16 Program RAM + 8K*16 Working RAM
- Mode 1: 4K*16 Program RAM + 12K*16 Working RAM
- Mode 2: 12K*16 Program RAM + 4K*16 Working RAM (default)
- Mode 3: 16K*16 Working RAM

※ SONiX standard ROM code has set it as Mode 3 (16KW Working RAM)


Mode 0




Mode 1



Mode 2



Mode 3



5.3 External Program Memory

Address Range	Size (word)	Usage	DSP	DMA
0x400000 ~ 0xBFFFFFF	8M	CS1 SPI Flash	R	R/W

6. System Clock

SN95302FG/SN95303FG is a dual clock system that provides high-speed clock (12MHz crystal up to 48MHz) and low-speed clock (12MHz or 32KHz). The SN95302FG/SN95303FG uses an internal PLL to up sample clock speed to 48MHz.

7. I/O Port


SN95302FG provides total of 29 I/O pins (P0.0, P0.3, P0.7~ P0.10, P1.0 ~ P1.7, P3.11 ~ P3.15, P4.0 ~ P4.9).

SN95303FG provides total of 27 I/O pins (P0.0, P0.3, P0.7~ P0.10, P1.0 ~ P1.5, P3.11 ~ P3.15, P4.0 ~ P4.9).

The input pull-high resistor of each pin can be individually programmed by port pull-high register and the direction of I/O port is selected by port direction register. The I/O port P0 and P1 can wake up the chip from the standby mode.

SN95302FG/SN95303FG programmable I/O pins provide not only a simply input/output function but also can configure to be chip select pins of extension bus and multi-function peripheral interfaces. For details please refer to the following sections. However, analog input pins (AIN0~AIN1) of SAR ADC can be selected to act as digital input only.

The internal structure of I/O pins is showed in Figure-1.



I/O Configuration
Figure-1

8. Timer/Counter

SN95302FG/SN95303FG provides three 16-bit timer/event counters (T0/T1/T2). Each timer is 16-bit binary up-count timer with pre-scalar and auto-reload function.




Figure-2



9. Interrupt

At the moment when SN95302FG/SN95303FG enters the interrupt service routine, the GIE bit (in INTEN) will be cleared to "0" for blanking other interrupts. However, during this stage, other enabled interrupt sources still can issue their requests but the requests are queued in INTRQ. GIE will be restored to "1" while DSP exits ISR. Then the other valid interrupt can be granted and served immediately.

Interrupt Vector	Priority	Entry Location	Descriptions
Reset	x	0x000000	Reset
Reserved		0x000010	
AD	4	0x000014	AD FIFO full
T0	5	0x000018	T0 overflow
P0.0	6	0x00001C	Falling/Raising edge of P0.0
T1	7	0x000020	T1 overflow
P0.1	8	0x000024	Falling/Raising edge of P0.1
T2	9	0x000028	T2 overflow
P0.2	10	0x00002C	Falling/Raising edge of P0.2
Reserved	9	0x000030	
DA	11	0x000034	DA FIFO empty
SPI	3	0x000038	SPI Interrupt
MSP(I2C)	2	0x00003C	MSP Interrupt
I2S	1	0x000040	I2S Interrupt
Reserved		0x000044	
Reserved		0x000048	
Reserved		0x00004C	
USB	12	0x000050	USB Interrupt
Reserved		0x000054	
RTC	13	0x000058	RTC overflow
SD	14	0x00005C	SD Card Interrupt
Reserved		0x000060	
DMA_SD_RW	15	0x000064	DMA_SD_R & DMA_SD_W Interrupt
SAR_AD	16	0x000068	SAR ADC interrupt
DMA_SD2_RW	17	0x00006C	DMA_SD2_R & DMA_SD2_W Interrupt
Reserved		0x000070	
Reserved		0x000074	
DMA_DEV_RW	18	0x000078	DMA_DEV_R & DMA_DEV_W interrupt

10. External Storage Devices

10.1 SPI Flash Controller

SN95302FG/SN95303FG has a built-in SPI Flash controller interface to support 1/2/4bit read/write mode, it can run 6/12/24/48 MHz clock frequency. In addition, SN95302FG/SN95303FG can run programs from SPI Flash (at a much reduced rate) and also can run from SD card.

10.2 XtrROM / SD Card Interface

The flash memory (Mass-storage) interface provides an interface between Mass storage and SN95302FG/SN95303FG DSP core. It supports 2 types of storage memory: XtraROM and SD Card.

- XtraROM (NAND read only)
- SD Card Controller support SD Card1.0/2.0 commands (SDSC/SDHC)

Function	Device	SN95302FG	9N95303FG
	Support 1 SD Card		•
Support 2 SD Card		•	•
Support 1 XtraROM		•	•



11. Audio CODEC

11.1 ADC

In SN95302FG/SN95303FG, we provide one set of high performance one channel Analog-to-Digital Converter (ADC) for microphone applications with typical SNR at 90dB. This Analog-to-Digital Converter has a built-in PGA(-12dB ~ +33dB), BOOST(0 ~ +30dB) and true AGC control. It supports 8/12/16/22.05/24/32/44.1/48KHz sample rates.

11.2 Stereo Audio DAC

In SN95302FG/SN95303FG, we provide a 16-bit stereo DAC + Class AB embedded, and its typical SNR is 90dB. It can drive L/R channel Earphone. A 16x16 FIFO is used to prevent the sound glitch when CPU is busy. They all support 8/12/16/22.05/24/32/44.1/48KHz sample rates.

12. 10-bit SAR ADC

SN95302FG/SN95303FG has built-in SAR ADC, which has 4-input sources with up to 1024-step resolution to transfer analog signal into 10-bits digital data. The sequence of ADC operation is to select input source (AIN0 ~ AIN1) first, then set CHS and START bit to "1" to start conversion. When the conversion is complete, the ADC circuit will set START bit to "0" and final value output will reside in the ADR register. In SN95302FG/SN95303FG, we provide an interrupt to inform user program that the ADC result is ready. However, the interrupt event is optional.

13. Communication Interface

13.1 USB Interface

SN95302FG/SN95303FG provides a USB 2.0 High Speed (480MHz) interface (includes 4 endpoint); user can download/upload data from/to PC through this USB interface. It supports control transfer, interrupt transfer and bulk transfer. SN95302FG/SN95303FG provides twin 512byte buffers for bulk in/out transition, one 64-byte buffer for control transition and one 16byte buffer for interrupt transition.

- EP0: Control transfer
- EP1: bulk-in (mass-storage, DSP→PC)
- EP2: bulk-out (mass-storage, PC→DSP)
- EP3: interrupt-in (HID, DSP→PC)

13.2 MSP Interface (Only SN95302FG)

The MSP (Main Serial Port) is a serial communication interface for data exchanging from one MCU to another MCU or other hardware peripherals. These peripheral devices may be serial EEPROM, A/D converters, Display device, etc. The MSP module can operate in one of two modes

- Full Master Mode
- Slave Mode (with general address call)

13.3 SPI Interface

The SPI (serial peripheral interface) is a synchronous serial bus that provides good support for communication with SPI-compatible peripheral devices. The SPI peripheral is a synchronous, 5-wire interface consisting of two data pins (SPITxD and SPIRxD), two slave select pins (/SS1, /SS2); and a synchronous clock pin (SCLK). The two data pins permit full-duplex and half-duplex operation to other SPI-compatible devices. The SPI also includes programmable baud rates, clock phase (CPHA), and clock polarity (CPOL).

13.4 OID Sensor Interface

SN95302FG/SN95303FG also built-in SONiX OID decoder for ELA application.


- Support dot pattern format : OID_Code_v3 and backward compatible to OID2.
- Embedded 16 bit-DSP for sensor control and image pattern recognition
- Light source timing control

14. Regulator

The SN95302FG/SN95303FG built-in a linear regulator for core power (CVDD). The accuracy output voltage is $1.8V \pm 0.18V$ and it can be power downed by software.

15. Electrical Characteristics

Item	Sym.	Min.	Typ.	Max.	Unit	Condition (TA=25°C, V _{DD} =3.3V)
Operating Voltage VDD	V _{DD}	2.7	3.3	3.6	V	
Operating Voltage CVDD	CV _{DD}	1.62	1.8	1.98	V	
Standby current	I _{SBY}	-	30	60	uA	V _{DD} =3.3V, No load
SAR ADC ENOB	ENOB	-	9	-	bit	
SAR ADC INL	INL	-	1	-	bit	
SAR ADC DNL	DNL	-	1	-	bit	
SD-ADC SNR	SNR	-	90	-	dB	
SD-DAC SNR	SNR	-	90	-	dB	
Drive current of P0, P1.0, P3, P4.0~P4.9	I _{OD}	-	6	-	mA	V _O =2.4V
Sink Current of P0, P1.0, P3, P4.0~P4.9	I _{OS}	-	4	-	mA	V _O =0.4V
Drive current of P1.1~P1.5	I _{OD}	-	16	-	mA	V _O =2.4V
Sink Current of P1.1~P1.5	I _{OS}	-	16	-	mA	V _O =0.4V
Sink Current of P1.1~P1.5	I _{OS}	-	4	-	mA	V _O =0.4V(Note1)
Oscillation Freq. (crystal)	F _{OSC}	-	12	-	MHz	

16. Package Details
 LQFP 80 (10x10x1.4mm)


SYMBOL	DIMENSION (MM)			DIMENSION (MIL)		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A			1.60			63
A1	0.05		0.15	2		6
A2	1.35	1.40	1.45	53	55	57
b	0.13	0.18	0.23	5	7	9
b1	0.13	0.16	0.19	5	6	7
c	0.09		0.20	4		8
c1	0.09		0.16	4		6
D	11.90	12.00	12.10	368	472	476
D1	9.90	10.00	10.10	390	394	398
E	11.90	12.00	12.10	368	472	476
E1	9.90	10.00	10.10	390	394	398
e	0.40 BSC			16 BSC		
L	0.45	0.60	0.75	18	24	30
L1	1.00 REF			39 REF		
R1	0.08			3		
R2	0.08		0.20	3		8
Y			0.08			3
θ	0°	3.5°	7°	0°	3.5°	7°
$\theta 1$	0°			0°		
$\theta 2$	11°	12°	13°	11°	12°	13°
$\theta 3$	11°	12°	13°	11°	12°	13°



17. Contact Information

- Corporate Headquarters
10F-1, No.36, Taiyuan Street, Chupei City, Hsinchu, Taiwan
TEL: (886)3-5600-888 FAX: (886)3-5600-889
Website: <http://www.sonix.com.tw>

- Taipei Sales Office
15F-2, No.171 Song Ted Road, Taipei, Taiwan
TEL: (886)2-2759-1980 FAX: (886)2-2759-8180
E-mail: mkt@sonix.com.tw | sales@sonix.com.tw

- Hong Kong Sales Office
Unit No.705,Level 7 Tower 1,Grand Central Plaza 138 Shatin Rural
Committee Road, Shatin, New Territories, Hong Kong
TEL: (852)2723-8086 FAX: (852)2723-9179
E-mail: hk@sonix.com.tw

- Shenzhen Contact Office
High Tech Industrial Park, Shenzhen, China
TEL: (86)755-2671-9666 FAX: (86)755-2671-9786
E-mail: mkt@sonix.com.tw | sales@sonix.com.tw

- U.S.A. Sales Office
TEL: 401-9492667 FAX: 401-9492848
E-mail: ascungiosonix@att.net



DISCLAIMER

The information appearing in SONiX web pages (“this publication”) is believed to be accurate.

However, this publication could contain technical inaccuracies or typographical errors. The reader should not assume that this publication is error-free or that it will be suitable for any particular purpose. SONiX makes no warranty, express, statutory implied or by description in this publication or other documents which are referenced by or linked to this publication. In no event shall SONiX be liable for any special, incidental, indirect or consequential damages of any kind, or any damages whatsoever, including, without limitation, those resulting from loss of use, data or profits, whether or not advised of the possibility of damage, and on any theory of liability, arising out of or in connection with the use or performance of this publication or other documents which are referenced by or linked to this publication.

This publication was developed for products offered in Taiwan. SONiX may not offer the products discussed in this document in other countries. Information is subject to change without notice. Please contact SONiX or its local representative for information on offerings available. Integrated circuits sold by SONiX are covered by the warranty and patent indemnification provisions stipulated in the terms of sale only. The application circuits illustrated in this document are for reference purposes only. SONiX DISCLAIMS ALL WARRANTIES, INCLUDING THE WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. SONiX reserves the right to halt production or alter the specifications and prices, and discontinue marketing the Products listed at any time without notice. Accordingly, the reader is cautioned to verify that the data sheets and other information in this publication are current before placing orders.

Products described herein are intended for use in normal commercial applications. Applications involving unusual environmental or reliability requirements, e.g. military equipment or medical life support equipment, are specifically not recommended without additional processing by SONiX for such application.