SONiX Technology Co., Ltd.

SN8F5000 Family
Instruction Set

8051-based Microcontroller

1 Overview

SN8F5000 is 8051 Flash Type microcontroller supports comprehensive assembly instructions and which are fully compatible with standard 8051. The following chapters give a summary of instruction that contains tables of Instructions Affect Flag Setting, Notes on Data and Program Addressing Modes, Instructions in Function Order, Instructions in Hexadecimal Order and Instruction Definitions.

2 Table of Contents

3 Revision History

Revision	Date	Description
1.0	Mar. 2016	First issue

4 Instruction Set

The 8051 instruction set is optimized for 8-bit control applications. It provides a variety of fast addressing modes for accessing the internal RAM to facilitate byte operations on small data structures. The instruction set provides extensive support for one-bit variables as a separate data type, allowing direct bit manipulation in control and logic systems that require Boolean processing.

An overview of the 8051 instruction set is presented below, with a brief description of how certain instructions might be used. A brief example of how the instruction might be used is given as well as its effect on the PSW flags. The number of bytes and machine cycles required, the binary machine language encoding, and a symbolic description or restatement of the function is also provided.

4.1 Instructions that affect Flag Settings

Instruction		Flag		
		CY	OV	AC
ADD		X	X	X
ADDC		X	X	X
SUBB		X	X	X
MUL		O	X	
DIV		O	X	
DA		X		
RRC		X		
RLC		X		
SETB	C	1		
CLR	C	O		
CPL	C	X		
ANL	C, bit	X		
ANL	C, /bit	X		
ORL	C, bit	X		
ORL	C, /bit	X		
MOV	C, bit	X		
CJNE		X		

Note: Only the carry, auxiliary carry, and overflow flags are discussed. The parity bit is always computed from the actual content of the accumulator. Similarly, instructions which alter directly addressed registers could affect the other status flags if the instruction is applied to the PSW. Status flags can also be modified by bit manipulation.

4.2 Notes on Data and Program Addressing Modes

Symbol description

Symbol	Description
Rn	Working register R0 - R7
direct	One of 128 internal RAM locations or any Special Function Register
@Ri	Indirect internal or external RAM location addressed by register R0 or R1
#data	8-bit constant (immediate operand)
#data16	16-bit constant (immediate operand)
bit	One of 128 software flags located in internal RAM, or any flag of bit-addressable Special Function Registers
addr16	Destination address for LCALL or LJMP, can be anywhere within the 64-Kbyte page of program memory address space
addr11	Destination address for ACALL or AJMP, within the same 2-Kbyte page of program memory as the first byte of the following instruction
rel	SJMP and all conditional jumps include an 8-bit offset byte. Its range is +127/-128 bytes relative to the first byte of the following instruction
A	Accumulator

4.3 Instructions in Function Order

Arithmetic operations

Mnemonic		Description	Bytes	Cycles
ADD	A, Rn	Add register to accumulator	1	1
ADD	A, direct	Add directly addressed data to accumulator	2	2
ADD	A, @Ri	Add indirectly addressed data to accumulator	1	2
ADD	A, #data	Add immediate data to accumulator	2	2
ADDC	A, Rn	Add register to accumulator with carry	1	1
ADDC	A, direct	Add directly addressed data to accumulator with carry	2	2
ADDC	A, @Ri	Add indirectly addressed data to accumulator with carry	1	2
ADDC	A, #data	Add immediate data to accumulator with carry	2	2
SUBB	A, Rn	Subtract register from accumulator with borrow	1	1
SUBB	A, direct	Subtract directly addressed data from accumulator with borrow	2	2
SUBB	A, @Ri	Subtract indirectly addressed data from accumulator with borrow	1	2
SUBB	A, #data	Subtract immediate data from accumulator with borrow	2	2
INC	A	Increment accumulator	1	1
INC	Rn	Increment register	1	1
INC	direct	Increment directly addressed location	2	2
INC	@Ri	Increment indirectly addressed location	1	2
INC	DPTR	Increment data pointer	1	1
DEC	A	Decrement accumulator	1	1
DEC	Rn	Decrement register	1	1
DEC	direct	Decrement directly addressed location	2	2
DEC	@Ri	Decrement indirectly addressed location	1	2
MUL	AB	Multiply A and B	1	4
DIV		Divide A by B	1	4
DA	A	Decimally adjust accumulator	1	1

Logic operations

Mnemonic		Description	Bytes	Cycles
ANL	A, Rn	AND register to accumulator	1	1
ANL	A, direct	AND directly addressed data to accumulator	2	2
ANL	A, @Ri	AND indirectly addressed data to accumulator	1	2
ANL	A, #data	AND immediate data to accumulator	2	2
ANL	direct, A	AND accumulator to directly addressed location	2	2

ANL	direct, #data	AND immediate data to directly addressed location	3	3
ORL	A, Rn	OR register to accumulator	1	1
ORL	A, direct	OR directly addressed data to accumulator	2	2
ORL	A, @Ri	OR indirectly addressed data to accumulator	1	2
ORL	A, #data	OR immediate data to accumulator	2	2
ORL	direct, A	OR accumulator to directly addressed location	2	2
ORL	direct, #data	OR immediate data to directly addressed location	3	3
XRL	A, Rn	Exclusive OR (XOR) register to accumulator	1	1
XRL	A, direct	XOR directly addressed data to accumulator	2	2
XRL	A, @Ri	XOR indirectly addressed data to accumulator	1	2
XRL	A, #data	XOR immediate data to accumulator	2	2
XRL	direct, A	XOR accumulator to directly addressed location	2	2
XRL	direct, #data	XOR immediate data to directly addressed location	3	3
CLR	A	Clear accumulator	1	1
CPL	A	Complement accumulator	1	1
RL	A	Rotate accumulator left	1	1
RLC	A	Rotate accumulator left through carry	1	1
RR	A	Rotate accumulator right	1	1
RRC	A	Rotate accumulator right through carry	1	1
SWAP	A	Swap nibbles within the accumulator	1	1

Data transfer operations

Mnemonic		Description	Bytes	Cycles
MOV	A, Rn	Move register to accumulator	1	1
MOV	A, direct	Move directly addressed data to accumulator	2	2
MOV	A, @Ri	Move indirectly addressed data to accumulator	1	2
MOV	A, #data	Move immediate data to accumulator	2	2
MOV	Rn, A	Move accumulator to register	1	1
MOV	Rn, direct	Move directly addressed data to register	2	2
MOV	Rn, #data	Move immediate data to register	2	2
MOV	direct, A	Move accumulator to direct	2	2
MOV	direct, Rn	Move register to direct	2	2
MOV	direct1, direct2	Move directly addressed data to directly addressed location	3	3
MOV	direct, @Ri	Move indirectly addressed data to directly addressed location	2	2
MOV	direct, #data	Move immediate data to directly addressed location	3	3
MOV	@Ri, A	Move accumulator to indirectly addressed location	1	1

MOV	@Ri, direct	Move directly addressed data to indirectly addressed location	2	2
MOV	@Ri, #data	Move immediate data to in directly addressed location	2	2
MOV	DPTR, #data16	Load data pointer with a 16-bit immediate	3	3
MOVC	A, @A+DPTR	Load accumulator with a code byte relative to DPTR	1	3
MOVC	A, @A+PC	Load accumulator with a code byte relative to PC	1	3
MOVX	A, @Ri	Move external RAM (8-bit address) to accumulator	1	3-10
MOVX	A, @DPTR	Move external RAM (16-bit address) to accumulator	1	3-10
MOVX	@Ri, A	Move accumulator to external RAM (8-bit address)	1	3-12
MOVX	@DPTR, A	Move accumulator to external RAM (16-bit address)	1	3-12
PUSH	direct	Push directly addressed data onto stack	2	2
POP	direct	Pop directly addressed location from stack	2	2
XCH	A, Rn	Exchange register with accumulator	1	1
XCH	A, direct	Exchange directly addressed location with accumulator	2	2
XCH	A, @Ri	Exchange indirect RAM with accumulator	1	2
XCHD	A, @Ri	Exchange low-order nibbles of indirect and accumulator	1	2

Boolean manipulation

Mnemonic		Description	Bytes	Cycles
CLR	C	Clear carry flag	1	1
CLR	bit	Clear directly addressed bit	2	2
SETB	C	Set carry flag	1	1
SETB	bit	Set directly addressed bit	2	2
CPL	C	Complement carry flag	1	1
CPL	bit	Complement directly addressed bit	2	2
ANL	C, bit	AND directly addressed bit to carry flag	2	2
ANL	C, /bit	AND complement of directly addressed bit to carry	2	2
ORL	C, bit	OR directly addressed bit to carry flag	2	2
ORL	C, /bit	OR complement of directly addressed bit to carry	2	2
MOV	C, bit	Move directly addressed bit to carry flag	2	2
MOV	bit, C	Move carry flag to directly addressed bit	2	2

Program branches

Mnemonic		Description	Bytes	Cycles
ACALL	addr11	Absolute subroutine call	2	2
LCALL	addr16	Long subroutine call	3	3

RET		Return from subroutine	1	4
RETI		Return from interrupt	1	4
AJMP	addr11	Absolute jump	2	2
LJMP	addr16	Long jump	3	3
SJMP	rel	Short jump (relative address)	2	2
JMP	@A+DPTR	Jump indirect relative to the DPTR	1	2
JZ	rel	Jump if accumulator is zero	2	3
JNZ	rel	Jump if accumulator is not zero	2	3
JC	rel	Jump if carry flag is set	2	3
JNC	rel	Jump if carry flag is not set	2	3
JB	bit, rel	Jump if directly addressed bit is set	3	4
JNB	bit, rel	Jump if directly addressed bit is not set	3	4
JBC	bit, rel	Jump if directly addressed bit is set and clear bit	3	4
CJNE	A, direct, rel	Compare directly addressed data to accumulator and jump if not equal	3	4
CJNE	A, #data, rel	Compare immediate data to accumulator and jump if not equal	3	4
CJNE	Rn, #data, rel	Compare immediate data to register and jump if not equal	3	4
CJNE	@Ri, #data, rel	Compare immediate to indirect and jump if not equal	3	5
DJNZ	Rn, rel	Decrement register and jump if not zero	2	3
DJNZ	direct, rel	Decrement directly addressed location and jump if not zero	3	4
NOP		No operation for one cycle	1	1

4.4 Instructions in Hexadecimal Order

Instructions in Hexadecimal Order

Opcode (Hex)	Mnemonic		Bytes	Opcode (Hex)	Mnemonic		Bytes
00	NOP		1	20	JB	bit,rel	3
01	AJMP	addr11	2	21	AJMP	addr11	2
02	LJMP	addr16	3	22	RET		1
03	RR	A	1	23	RL	A	1
04	INC	A	1	24	ADD	A, #data	2
05	INC	direct	2	25	ADD	A, direct	2
06	INC	@R0	1	26	ADD	A, @R0	1
07	INC	@R1	1	27	ADD	A, @R1	1
08	INC	R0	1	28	ADD	A, R0	1
09	INC	R1	1	29	ADD	A, R1	1
0A	INC	R2	1	2A	ADD	A, R2	1
0B	INC	R3	1	2B	ADD	A, R3	1
0C	INC	R4	1	2C	ADD	A, R4	1
0D	INC	R5	1	2D	ADD	A, R5	1
0E	INC	R6	1	2E	ADD	A, R6	1
0F	INC	R7	1	2F	ADD	A, R7	1
10	JBC	bit, rel	3	30	JNB	bit,rel	3
11	ACALL	addr11	2	31	ACALL	addr11	2
12	LCALL	addr16	3	32	RETI		1
13	RRC	A	1	33	RLC	A	1
14	DEC	A	1	34	ADDC	A, #data	2
15	DEC	direct	2	35	ADDC	A, direct	2
16	DEC	@R0	1	36	ADDC	A, @R0	1
17	DEC	@R1	1	37	ADDC	A, @R1	1
18	DEC	R0	1	38	ADDC	A, R0	1
19	DEC	R1	1	39	ADDC	A, R1	1
1A	DEC	R2	1	3A	ADDC	A, R2	1
1B	DEC	R3	1	3B	ADDC	A, R3	1
1C	DEC	R4	1	3C	ADDC	A, R4	1
1D	DEC	R5	1	3D	ADDC	A, R5	1
1E	DEC	R6	1	3E	ADDC	A, R6	1
1F	DEC	R7	1	3F	ADDC	A, R7	1

Instructions in Hexadecimal Order

Opcode (Hex)	Mnemonic		Bytes
40	JC	rel	2
41	AJMP	addr11	2
42	ORL	direct, A	2
43	ORL	direct, #data	3
44	ORL	A, #data	2
45	ORL	A, direct	2
46	ORL	A, @R0	1
47	ORL	A, @R1	1
48	ORL	A, R0	1
49	ORL	A, R1	1
4A	ORL	A, R2	1
4B	ORL	A, R3	1
4C	ORL	A, R4	1
4D	ORL	A, R5	1
4E	ORL	A, R6	1
4F	ORL	A, R7	1
50	JNC	rel	2
51	ACALL	addr11	2
52	ANL	direct, A	2
53	ANL	direct, #data	3
54	ANL	A, #data	2
55	ANL	A, direct	2
56	ANL	A, @R0	1
57	ANL	A, @R1	1
58	ANL	A, R0	1
59	ANL	A, R1	1
5A	ANL	A, R2	1
5B	ANL	A, R3	1
5C	ANL	A, R4	1
5D	ANL	A, R5	1
5E	ANL	A, R6	1
5F	ANL	A, R7	1

Opcode (Hex)	Mnemonic		Bytes
60	JZ	rel	2
61	AJMP	addr11	2
62	XRL	direct, A	2
63	XRL	direct, #data	3
64	XRL	A, #data	2
65	XRL	A, direct	2
66	XRL	A, @R0	1
67	XRL	A, @R1	1
68	XRL	A, R0	1
69	XRL	A, R1	1
6A	XRL	A, R2	1
6B	XRL	A, R3	1
6C	XRL	A, R4	1
6D	XRL	A, R5	1
6E	XRL	A, R6	1
6F	XRL	A, R7	1
70	JNZ	rel	2
71	ACALL	addr11	2
72	ORL	C, bit	2
73	JMP	@A+DPTR	1
74	MOV	A, #data	2
75	MOV	direct, #data	3
76	MOV	@R0, #data	2
77	MOV	@R1, #data	2
78	MOV	R0, #data	2
79	MOV	R1, #data	2
7A	MOV	R2, #data	2
7B	MOV	R3, #data	2
7C	MOV	R4, #data	2
7D	MOV	R5, #data	2
7E	MOV	R6, #data	2
7F	MOV	R7, #data	2

Instructions in Hexadecimal Order

Opcode (Hex)	Mnemonic		Bytes
80	SJMP	rel	2
81	AJMP	addr11	2
82	ANL	C, bit	2
83	MOVC	A, @A+PC	1
84	DIV	AB	1
85	MOV	direct, direct	3
86	MOV	direct, @R0	2
87	MOV	direct, @R1	2
88	MOV	direct, R0	2
89	MOV	direct, R1	2
8A	MOV	direct, R2	2
8B	MOV	direct, R3	2
8C	MOV	direct, R4	2
8D	MOV	direct, R5	2
8E	MOV	direct, R6	2
8F	MOV	direct, R7	2
90	MOV	DPTR, #data16	3
91	ACALL	addr11	2
92	MOV	bit, C	2
93	MOVC	A, @A+DPTR	1
94	SUBB	A, #data	2
95	SUBB	A, direct	2
96	SUBB	A, @R0	1
97	SUBB	A, @R1	1
98	SUBB	A, R0	1
99	SUBB	A, R1	1
9A	SUBB	A, R2	1
9B	SUBB	A, R3	1
9C	SUBB	A, R4	1
9D	SUBB	A, R5	1
9E	SUBB	A, R6	1
9F	SUBB	A, R7	1

Opcode (Hex)	Mnemonic		Bytes
A0	ORL	C, /bit	2
A1	AJMP	addr11	2
A2	MOV	C, bit	2
A3	INC	DPTR	1
A4	MUL	AB	1
A5	-		
A6	MOV	@R0, direct	2
A7	MOV	@R1, direct	2
A8	MOV	R0, direct	2
A9	MOV	R1, direct	2
AA	MOV	R2, direct	2
AB	MOV	R3, direct	2
AC	MOV	R4, direct	2
AD	MOV	R5, direct	2
AE	MOV	R6, direct	2
AF	MOV	R7, direct	2
B0	ANL	C, /bit	2
B1	ACALL	addr11	2
B2	CPL	bit	2
B3	CPL	C	1
B4	CJNE	A, #data, rel	3
B5	CJNE	A, direct, rel	3
B6	CJNE	@R0, #data, rel	3
B7	CJNE	@R1, #data, rel	3
B8	CJNE	R0, #data, rel	3
B9	CJNE	R1, #data, rel	3
BA	CJNE	R2, #data, rel	3
BB	CJNE	R3, #data, rel	3
BC	CJNE	R4, #data, rel	3
BD	CJNE	R5, #data, rel	3
BE	CJNE	R6, #data, rel	3
BF	CJNE	R7, #data, rel	3

Instructions in Hexadecimal Order

Opcode (Hex)	Mnemonic		Bytes
C0	PUSH	direct	2
C1	AJMP	addr11	2
C2	CLR	bit	2
C3	CLR	C	1
C4	SWAP	A	1
C5	XCH	A, direct	2
C6	XCH	A, @R0	1
C7	XCH	A, @R1	1
C8	XCH	A, R0	1
C9	XCH	A, R1	1
CA	XCH	A, R2	1
CB	XCH	A, R3	1
CC	XCH	A, R4	1
CD	XCH	A, R5	1
CE	XCH	A, R6	1
CF	XCH	A, R7	1
D0	POP	direct	2
D1	ACALL	addr11	2
D2	SETB	bit	2
D3	SETB	C	1
D4	DA	A	1
D5	DJNZ	direct, rel	3
D6	XCHD	A, @R0	1
D7	XCHD	A, @R1	1
D8	DJNZ	R0, rel	2
D9	DJNZ	R1, rel	2
DA	DJNZ	R2, rel	2
DB	DJNZ	R3, rel	2
DC	DJNZ	R4, rel	2
DD	DJNZ	R5, rel	2
DE	DJNZ	R6, rel	2
DF	DJNZ	R7, rel	2

Opcode (Hex)	Mnemonic		Bytes
E0	MOVX	A, @DPTR	1
E1	AJMP	addr11	2
E2	MOVX	A, @R0	1
E3	MOVX	A, @R1	1
E4	CLR	A	1
E5	MOV	A, direct	2
E6	MOV	A, @R0	1
E7	MOV	A, @R1	1
E8	MOV	A, R0	1
E9	MOV	A, R1	1
EA	MOV	A, R2	1
EB	MOV	A, R3	1
EC	MOV	A, R4	1
ED	MOV	A, R5	1
EE	MOV	A, R6	1
EF	MOV	A, R7	1
F0	MOVX	@DPTR, A	1
F1	ACALL	addr11	2
F2	MOVX	@R0, A	1
F3	MOVX	@R1, A	1
F4	CPL	A	1
F5	MOV	direct, A	2
F6	MOV	@R0, A	1
F7	MOV	@R1, A	1
F8	MOV	R0, A	1
F9	MOV	R1, A	1
FA	MOV	R2, A	1
FB	MOV	R3, A	1
FC	MOV	R4, A	1
FD	MOV	R5, A	1
FE	MOV	R6, A	1
FF	MOV	R7, A	1

4.5 Instruction Definitions

ACALL addr11

Function: Absolute Call

Description: ACALL unconditionally calls a subroutine located at the indicated address. The instruction increments the PC twice to obtain the address of the following instruction, then pushes the 16-bit result onto the stack (low-order byte first) and increments the Stack Pointer twice. The destination address is obtained by successively concatenating the five high-order bits of the incremented PC, opcode bits 7 through 5, and the second byte of the instruction. The subroutine called must therefore start within the same 2 K block of the program memory as the first byte of the instruction following ACALL. No flags are affected.

Example: Initially SP equals 07H. The label SUBRTN is at program memory location 0345 H. After executing the following instruction,

ACALL SUBRTN

at location 0123H, SP contains 09H, internal RAM locations 08H and 09H will contain 25H and 01H, respectively, and the PC contains 0345H.

Bytes: 2

Cycles: 2

Encoding:

a10	a9	a8	1	0	0	0	1	a7	a6	a5	a4	a3	a2	a1	a0

Operation: ACALL

(PC)← (PC) + 2

(SP) ← (SP) + 1

((SP)) ← (PC_{7-0})

(SP) ←(SP) + 1

((SP)) ← (PC_{15-8})

(PC_{10-0}) ←$addr_{10-0}$

ADD A, <src-byte>

Function: Add

Description: ADD adds the byte variable indicated to the Accumulator, leaving the result in the Accumulator. The carry and auxiliary-carry flags are set, respectively, if there is a carry-out from bit 7 or bit 3, and cleared otherwise. When adding unsigned integers, the carry flag indicates an overflow occurred.

OV is set if there is a carry-out of bit 6 but not out of bit 7, or a carry-out of bit 7 but not bit 6; otherwise, OV is cleared. When adding signed integers, OV indicates a negative number produced as the sum of two positive operands, or a positive sum from two negative operands.

Four source operand addressing modes are allowed: register, direct, register-indirect, or immediate.

Example: The Accumulator holds 0C3H (1100001lB), and register 0 holds 0AAH (10101010B). The following instruction,

ADD A,R0

leaves 6DH (01101101B) in the Accumulator with the AC flag cleared and both the carry flag and OV set to 1.

ADD A, Rn

Bytes: 1

Cycles: 1

Encoding:

0	0	1	0	1	n	n	n

Operation: ADD

(A) ←(A) + (Rn)

ADD A, direct

Bytes: 2

Cycles: 1

Encoding:

0	0	1	0	0	1	0	1	direct address

Operation: ADD

(A) ←(A) + (direct)

ADD A, @Ri

Bytes: 1

Cycles: 1

Encoding:

0	0	1	0	0	1	1	i

Operation: ADD

(A) ←(A) + ((Ri))

ADD A, #data

Bytes: 2

Cycles: 1

Encoding:

0	0	1	0	0	1	0	0	Immediate data

Operation: ADD

(A) ←(A) + #data

ADDC A, <src-byte>

Function: Add with Carry

Description: ADDC simultaneously adds the byte variable indicated, the carry flag and the Accumulator contents, leaving the result in the Accumulator. The carry and auxiliary-carry flags are set respectively, if there is a carry-out from bit 7 or bit 3, and cleared otherwise. When adding unsigned integers, the carry flag indicates an overflow occurred.

OV is set if there is a carry-out of bit 6 but not out of bit 7, or a carry-out of bit 7 but not out of bit 6; otherwise OV is cleared. When adding signed integers, OV indicates a negative number produced as the sum of two positive operands or a positive sum from two negative operands.

Four source operand addressing modes are allowed: register, direct, register-indirect, or immediate.

Example: The Accumulator holds 0C3H (11000011B) and register 0 holds 0AAH (10101010B) with the carry flag set. The following instruction,

ADDC A,R0

leaves 6EH (01101110B) in the Accumulator with AC cleared and both the Carry flag and OV set to 1.

ADDC A, Rn

Bytes: 1

Cycles: 1

Encoding:

0	0	1	1	1	n	n	n

Operation: ADDC

(A) ←(A) + (CY) + (Rn)

ADDC A, direct

Bytes: 2

Cycles: 1

Encoding:

0	0	1	1	0	1	0	1	direct address

Operation: ADDC

(A) ←(A) + (CY) + (direct)

ADDC A, @Ri

Bytes: 1

Cycles: 1

Encoding:

0	0	1	1	0	1	1	i

Operation: ADDC

(A) ←(A) + (CY) + ((Ri))

ADDC A, #data

Bytes: 2

Cycles: 1

Encoding:

0	0	1	1	0	1	0	0	Immediate data

Operation: ADD

(A) ←(A) + (CY) + #data

AJMP addr11

Function: Absolute Jump

Description: AJMP transfers program execution to the indicated address, which is formed at run-time by concatenating the high-order five bits of the PC (after incrementing the PC twice), opcode bits 7 through 5, and the second byte of the instruction. The destination must therfore be within the same 2 K block of program memory as the first byte of the instruction following AJMP.

Example: The label JMPADR is at program memory location 0123H. The following instruction,

AJMP JMPADR

is at location 0345H and loads the PC with 0123H.

Bytes: 2

Cycles: 2

Encoding:

a10	a9	a8	0	0	0	0	1	a7	a6	a5	a4	a3	a2	a1	a0

Operation: AJMP

(PC) ← (PC) + 2

(PC_{10-0}) ←$addr_{10-0}$

ANL <dest-byte>, <src-byte>

Function: Logical-AND for byte variables

Description: ANL performs the bitwise logical-AND operation between the variables indicated and stores the results in the destination variable. No flags are affected.

The two operands allow six addressing mode combinations. When the destination is the Accumulator, the source can use register, direct, register-indirect, or immediate addressing; when the destination is a direct address, the source can be the Accumulator or immediate data.

Note: When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, *not* the input pins.

Example: If the Accumulator holds 0C3H (1100001lB), and register 0 holds 55H (01010101B), then the following instruction,

ANL A,R0

leaves 41H (01000001B) in the Accumulator.

When the destination is a directly addressed byte, this instruction clears combinations of bits in any RAM location or hardware register. The mask byte determining the pattern of bits to be cleared would either be a constant contained in the instruction or a value computed in the Accumulator at run-time. The following

instruction,

ANL P1,#01110011B

clears bits 7, 3, and 2 of output port 1.

ANL A, Rn

Bytes: 1

Cycles: 1

Encoding:

0	1	0	1	1	n	n	n

Operation: ANL

(A) ← (A) AND (Rn)

ANL A, direct

Bytes: 2

Cycles: 1

Encoding:

0	1	0	1	0	1	0	1	direct address

Operation: ANL

(A) ← (A) AND (direct)

ANL A, Ri

Bytes: 1

Cycles: 1

Encoding:

0	1	0	1	0	1	1	i

Operation: ANL

(A) ← (A) AND ((Ri))

ANL A, #data

Bytes: 2

Cycles: 1

Encoding:

0	1	0	1	0	1	0	0	Immediate data

Operation: ANL

(A) ← (A) AND #data

ANL direct, A

Bytes: 2

Cycles: 1

Encoding:

0	1	0	1	0	0	1	0	direct address

Operation: ANL

(direct) ← (direct) AND (A)

ANL direct, #data

Bytes: 3

Cycles: 2

Encoding:

0	1	0	1	0	0	1	1	direct address	Immediate data

Operation: ANL

(direct) ← (direct) AND #data

ANL C, <src-byte>

Function: Logical-AND for bit variables

Description: If the Boolean value of the source bit is a logical 0, then ANL C clears the carry flag; otherwise, this instruction leaves the carry flag in its current state. A slash (/) preceding the operand in the assembly language indicates that the logical complement of the addressed bit is used as the source value, *but the source bit itself is not affected*. No other flags are affected. Only direct addressing is allowed for the source operand.

Example: Set the carry flag if, and only if, P1.0 = 1, ACC.7 = 1, and OV = 0:

```
MOV     C, P1.0     ;LOAD CARRY WITH INPUT PIN STATE
ANL     C, ACC.7    ;AND CARRY WITH ACCUM. BIT 7
ANL     C, /OV      ;AND WITH INVERSE OF OVERFLOW FLAG
```

ANL C, bit

Bytes: 2

Cycles: 2

Encoding:

1	0	0	0	0	0	1	0	bit address

Operation: ANL

(CY) ← (CY) AND (bit)

ANL C, /bit

Bytes: 2

Cycles: 2

Encoding:

1	0	1	1	0	0	0	0	bit address

Operation: ANL

(CY) ← (CY) AND NOT (bit)

CJNE <dest-byte>, <src-byte>, rel

Function: Compare and Jump if Not Equal.

Description: CJNE compares the magnitudes of the first two operands and branches if their values are not equal. The branch destination is computed by adding the signed relative-displacement in the last instruction byte to the PC, after incrementing the PC to the start of the next instruction. The carry flag is set if the unsigned integer value of <dest-byte> is less than the unsigned integer value of <src-byte>; otherwise, the carry is cleared. Neither operand is affected.

The first two operands allow four addressing mode combinations: the Accumulator may be compared with any directly addressed byte or immediate data, and any indirect RAM location or working register can be compared with an immediate constant.

Example: The Accumulator contains 34H. Register 7 contains 56H. The first instruction in the sequence,

```
                CJNE    R7, # 60H, NOT_EQ
;               . . .   . . . . .       ; R7 = 60H.
NOT_EQ:         JC      REQ_LOW         ; IF R7 < 60H.
;               . . .   . . . . .       ; R7 > 60H.
```

sets the carry flag and branches to the instruction at label NOT_EQ. By testing the carry flag, this instruction determines whether R7 is greater or less than 60H.

If the data being presented to Port 1 is also 34H, then the following instruction,

```
WAIT:           CJNE    A, P1,WAIT
```

clears the carry flag and continues with the next instruction in sequence, since the Accumulator does equal the data read from P1. (If some other value was being input on P1, the program loops at this point until the P1 data changes to 34H.)

CJNE A, direct, rel

Bytes: 3

Cycles: 2

Encoding:

1	0	1	1	0	1	0	1	direct address	rel. address

Operation: (PC) ← (PC) + 3

IF (A) ≠ (*direct*)

THEN (PC) ← (PC) + *relative offset*

IF (A) < (*direct*)

THEN (CY) ← 1

ELSE (CY) ← 0

CJNE A, #data, rel

Bytes: 3

Cycles: 2

Encoding:

1	0	1	1	0	1	0	0	immediate data	rel. address

Operation: (PC) ← (PC) + 3

IF (A) ≠ *data*

THEN (PC) ← (PC) + *relative offset*

IF (A) < *data*

THEN (CY) ← 1

ELSE (CY) ← 0

CJNE Rn, #data, rel

Bytes: 3

Cycles: 2

Encoding:

1	0	1	1	1	n	n	n	immediate data	rel. address

Operation: (PC) ← (PC) + 3

IF (Rn) ≠ *data*

THEN (PC) ← (PC) + *relative offset*

IF (Rn) < *data*

THEN (CY) ← 1

ELSE (CY) ← 0

CJNE @Ri, data, rel

Bytes: 3

Cycles: 2

Encoding:

1	0	1	1	0	1	1	i	immediate data	rel. address

Operation: (PC) ← (PC) + 3

IF ((Ri)) ≠ *data*

THEN (PC) ← (PC) + *relative offset*

IF ((Ri)) < *data*

THEN (CY) ← 1

ELSE (CY) ← 0

CLR A

Function: Clear Accumulator

Description: CLR A clears the Accumulator (all bits set to 0). No flags are affected

Example: The Accumulator contains 5CH (01011100B). The following instruction, CLR Aleaves the Accumulator set to 00H (00000000B).

Bytes: 1

Cycles: 1

Encoding:

1	1	1	0	0	1	0	0

Operation: CLR

(A) ← 0

CLR bit

Function: Clear bit

Description: CLR bit clears the indicated bit (reset to 0). No other flags are affected. CLR can operate on the carry flag or any directly addressable bit.

Example: Port 1 has previously been written with 5DH (01011101B). The following instruction,

CLR P1.2

leaves the port set to 59H (01011001B).

CLR C

Bytes: 1

Cycles: 1

Encoding:

1	1	0	0	0	0	1	1

Operation: CLR

(CY) ← 0

CLR bit

Bytes: 2

Cycles: 1

Encoding:

1	1	0	0	0	0	1	0	bit address

Operation: CLR

(bit) ← 0

CPL A

Function: Complement Accumulator

Description: CPLA logically complements each bit of the Accumulator (one's complement). Bits which previously contained a 1 are changed to a 0 and vice-versa. No flags are affected.

Example: The Accumulator contains 5CH (01011100B). The following instruction,

CPL A

leaves the Accumulator set to 0A3H (10100011B).

Bytes: 1

Cycles: 1

Encoding:

1	1	1	1	0	1	0	0

Operation: CPL

(A) ← NOT (A)

CPL bit

Function: Complement bit

Description: The bit variable specified is complemented. A bit which had been a one is changed to zero and vice-versa. No other flags are affected. CLR can operate on the carry or any directly addressable bit.

Note: When this instruction is used to modify an output pin, the value used as the original data will be read from the output data latch, not the input pin.

Example: Port 1 has previously been written with 5BH(01011101B).he instruction sequence,

CPL P1.1

CPL P1.2

will leave the port set to 5BH(01011101B).

CPL C

Bytes: 1

Cycles: 1

Encoding:

1	0	1	1	0	0	1	1

Operation: CPL

(CY) ← NOT (CY)

CPL bit

Bytes: 2

Cycles: 1

Encoding:

1	0	1	1	0	0	1	0	bit address

Operation: CPL

(bit) ← NOT (bit)

DA A

Function: Decimal-adjust Accumulator for Addition

Description: DA A adjusts the eight-bit value in the Accumulator resulting from the earlier addition of two variables (each in packed-BCD format), producing two four-bit digits. Any ADD or ADDC instruction may have been used to perform the addition.

If Accumulator bits 3 through 0 are greater than nine (xxxx1010-xxxx1111), or if the AC flag is one, six is added to the Accumulator producing the proper BCD digit in the low-order nibble. This internal addition sets the carry flag if a carry-out of the low-order four-bit field propagates through all high-order bits, but it does not clear the carry flag otherwise.

If the carry flag is now set, or if the four high-order bits now exceed nine (1010xxxx-1111xxxx), these high-order bits are incremented by six, producing the proper BCD digit in the high-order nibble. Again, this sets the carry flag if there is a carry-out of the high-order bits, but does not clear the carry. The carry flag thus indicates if the sum of the original two BCD variables is greater than 100, allowing multiple precision decimal addition. OV is not affected.

All of this occurs during the one instruction cycle. Essentially, this instruction performs the decimal conversion by adding 00H, 06H, 60H, or 66H to the Accumulator, depending on initial Accumulator and PSW conditions.

Note: DA A *cannot* simply convert a hexadecimal number in the Accumulator to BCD notation, nor does DAA apply to decimal subtraction.

Example: The Accumulator holds the value 56H (01010110B), representing the packed BCD digits of the decimal number 56. Register 3 contains the value 67H (01100111B), representing the packed BCD digits of the decimal number 67. The carry flag is set. The following instruction sequence

```
ADDC    A, R3
DA      A
```

first performs a standard two's-complement binary addition, resulting in the value 0BEH (10111110) in the Accumulator. The carry and auxiliary carry flags are cleared.

The Decimal Adjust instruction then alters the Accumulator to the value 24H (00100100B), indicating the packed BCD digits of the decimal number 24, the low-order two digits of the decimal sum of 56, 67, and the carry-in. The carry flag is set by the Decimal Adjust instruction, indicating that a decimal overflow occurred. The true sum of 56, 67, and 1 is 124.

BCD variables can be incremented or decremented by adding 01H or 99H. If the Accumulator initially holds 30H (representing the digits of 30 decimal), then the following instruction sequence,

```
ADD     A, # 99H
DA      A
```

leaves the carry set and 29H in the Accumulator, since 30 + 99 = 129. The low-order byte of the sum can be interpreted to mean 30 - 1 = 29.

Bytes: 1

Cycles: 1

Encoding:

1	1	0	1	0	1	0	0

Operation: DA

-contents of Accumulator are BCD

IF [[(A_{3-0}) > 9] or [(AC) = 1]]

THEN $(A_{3-0}) \leftarrow (A_{3-0}) + 6$

IF [[(A_{7-4}) > 9] or [(CY) = 1]]

THEN $(A_{7-4}) \leftarrow (A_{7-4}) + 6$

DEC byte

Function: Decrement

Description: DEC byte decrements the variable indicated by 1. An original value of 00H underflows to 0FFH. No flags are affected. Four operand addressing modes are allowed: accumulator, register, direct, or register-indirect.

Note: When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, *not* the input pins.

Example: Register 0 contains 7FH (01111111B). Internal RAM locations 7EH and 7FH contain 00H and 40H, respectively. The following instruction sequence,

```
DEC     @R0
DEC     R0
DEC     @R0
```

leaves register 0 set to 7EH and internal RAM locations 7EH and 7FH set to 0FFH and 3FH.

DEC A

Bytes: 1

Cycles: 1

Encoding:

0	0	0	1	0	1	0	0

Operation: DEC

(A) ← (A) - 1

DEC Rn

Bytes: 1

Cycles: 1

Encoding:

0	0	0	1	1	n	n	n

Operation: DEC

(Rn) ← (Rn) - 1

DEC direct

Bytes: 2

Cycles: 1

Encoding:

0	0	0	1	0	1	0	1	direct address

Operation: DEC

(direct) ← (direct) - 1

DEC @Ri

Bytes: 1

Cycles: 1

Encoding:

0	0	0	1	0	1	1	i

Operation: DEC

((Ri)) ← ((Ri)) - 1

DIV AB

Function: Divide

Description: DIV AB divides the unsigned eight-bit integer in the Accumulator by the unsigned eight-bit integer in register B.

The Accumulator receives the integer part of the quotient; register B receives the integer remainder. The carry and OV flags are cleared.

Exception: if B had originally contained 00H, the values returned in the Accumulator and B-register are undefined and the overflow flag are set. The carry flag is cleared in any case.

Example: The Accumulator contains 251 (0FBH or 11111011B) and B contains 18 (12H or 00010010B). The following instruction,

DIV AB

leaves 13 in the Accumulator (0DH or 00001101B) and the value 17 (11H or 00010001B) in B, since 251 = (13 x 18) + 17. Carry and OV are both cleared.

Bytes: 1

Cycles: 4

Encoding:

1	0	0	0	0	1	0	0

Operation: DIV

$(A)_{15\text{-}8} \leftarrow (A)/(B)$

$(B)_{7\text{-}0}$

DJNZ <byte>, <rel-addr>

Function: Decrement and Jump if Not Zero

Description: DJNZ decrements the location indicated by 1, and branches to the address indicated by the second operand if the resulting value is not zero. An original value of 00H underflows to 0FFH. No flags are affected. The branch destination is computed by adding the signed relative-displacement value in the last instruction byte to the PC, after incrementing the PC to the first byte of the following instruction.

The location decremented may be a register or directly addressed byte.

Note: When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, *not* the input pins.

Example: Internal RAM locations 40H, 50H, and 60H contain the values 01H, 70H, and 15H, respectively. The following instruction sequence,

```
DJNZ    40H, LABEL_1
DJNZ    50H, LABEL_2
DJNZ    60H, LABEL_3
```

causes a jump to the instruction at label LABEL_2 with the values 00H, 6FH, and 15H in the three RAM locations. The first jump was *not* taken because the result was zero.

This instruction provides a simple way to execute a program loop a given number of times or for adding a moderate time delay (from 2 to 512 machine cycles) with a single instruction. The following instruction sequence,

```
MOV     R2, # 8
TOGGLE: CPL     P1.7
        DJNZ    R2, TOGGLE
```

toggles P1.7 eight times, causing four output pulses to appear at bit 7 of output Port 1. Each pulse lasts three machine cycles; two for DJNZ and one to alter the pin.

DJNZ Rn, rel

Bytes: 2

Cycles: 2

Encoding:

1	1	0	1	1	n	n	n	rel. address

Operation: DJNZ

(PC) ← (PC) + 2

(Rn) ← (Rn) - 1

IF (Rn) ≠ 0

THEN (PC) ← (PC) + *relative offset*

DJNZ direct, rel

Bytes: 3

Cycles: 2

Encoding:

1	1	0	1	0	1	0	1	direct address	rel. address

Operation: DJNZ

(PC) ← (PC) + 2

(direct) ← (direct) - 1

IF (direct) ≠ 0

THEN (PC) ← (PC) + *relative offset*

INC <byte>

Function: Increment

Description: INC increments the indicated variable by 1. An original value of 0FFH overflows to 00H. No flags are affected. Three addressing modes are allowed: register, direct, or register-indirect.

Note: When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, *not* the input pins.

Example: Register 0 contains 7EH (011111110B). Internal RAM locations 7EH and 7FH contain 0FFH and 40H, respectively. The following instruction sequence,

```
INC     @R0
INC     R0
INC     @R0
```

leaves register 0 set to 7FH and internal RAM locations 7EH and 7FH holding 00H and 41H, respectively.

INC A

Bytes: 1

Cycles: 1

Encoding:

0	0	0	0	0	1	0	0

Operation: INC

(A) ← (A) + 1

INC Rn

Bytes: 1

Cycles: 1

Encoding:

0	0	0	0	1	n	n	n

Operation: INC

(Rn) ← (Rn) + 1

INC direct

Bytes: 2

Cycles: 1

Encoding:

0	0	0	0	0	1	0	1	direct address

Operation: INC

(direct) ← (direct) + 1

INC @Ri

Bytes: 1

Cycles: 1

Encoding:

0	0	0	0	0	1	1	i

Operation: INC

((Ri)) ← ((Ri)) + 1

INC DPTR

Function: Increment Data Pointer

Description: INC DPTR increments the 16-bit data pointer by 1. A 16-bit increment (modulo 2^16) is performed, and an overflow of the low-order byte of the data pointer (DPL) from 0FFH to 00H increments the high-order byte (DPH).

No flags are affected.

This is the only 16-bit register which can be incremented.

Example: Registers DPH and DPL contain 12H and 0FEH, respectively. The following instruction sequence,

```
INC     DPTR
INC     DPTR
INC     DPTR
```

changes DPH and DPL to 13H and 01H.

Bytes: 1

Cycles: 2

Encoding:

1	0	1	0	0	0	1	1

Operation: INC

(DPTR) ← (DPTR) + 1

JB bit, rel

Function: Jump if Bit set

Description: If the indicated bit is a one, JB jump to the address indicated; otherwise, it proceeds with the next instruction.

The branch destination is computed by adding the signed relative-displacement in the third instruction byte to the PC, after incrementing the PC to the first byte of the next instruction. The bit tested is not modified. No flags are affected.

Example: The data present at input port 1 is 11001010B. The Accumulator holds 56 (01010110B). The following instruction sequence,

```
JB      P1.2, LABEL1
JB      ACC. 2, LABEL2
```

causes program execution to branch to the instruction at label LABEL2.

Bytes: 3

Cycles: 2

Encoding:

0	0	1	0	0	0	0	0	bit address	rel. address	

Operation: JB

(PC) ← (PC) + 3

IF (bit) = 1

THEN (PC) ← (PC) + *relative offset*

JBC bit, rel

Function: Jump if Bit is set and Clear bit

Description: If the indicated bit is one, JBC branches to the address indicated; otherwise, it proceeds with the next instruction. *The bit will not be cleared if it is already a zero*. The branch destination is computed by adding the signed relative-displacement in the third instruction byte to the PC, after incrementing the PC to the first byte of the next instruction. No flags are affected.

Note: When this instruction is used to test an output pin, the value used as the original data will be read from the output data latch, *not* the input pin.

Example: The Accumulator holds 56H (01010110B). The following instruction sequence,

```
JBC     ACC.3, LABEL1
JBC     ACC.2, LABEL2
```

causes program execution to continue at the instruction identified by the label LABEL2, with the Accumulator modified to 52H (01010010B).

Bytes: 3

Cycles: 2

Encoding:



Operation: JBC

(PC) ← (PC) + 3

IF (bit) = 1

THEN (bit) ← 0

(PC) ← (PC) + *relative offset*

JC rel

Function: Jump if Carry is set

Description: If the carry flag is set, JC branches to the address indicated; otherwise, it proceeds with the next instruction. The branch destination is computed by adding the signed relative-displacement in the second instruction byte to the PC, after incrementing the PC twice. No flags are affected.

Example: The carry flag is cleared. The following instruction sequence,

```
JC      LABEL1
CPL     C
JC      LABEL 2
```

sets the carry and causes program execution to continue at the instruction identified by the label LABEL2.

Bytes: 2

Cycles: 2

Encoding:

0	1	0	0	0	0	0	0	rel. address

Operation: JC

(PC) ← (PC) + 2

IF (CY) = 1

THEN (PC) ← (PC) + *relative offset*

JMP @A+DPTR

Function: Jump indirect

Description: JMP @A+DPTR adds the eight-bit unsigned contents of the Accumulator with the 16-bit data pointer and loads the resulting sum to the program counter. This is the address for subsequent instruction fetches. Sixteen-bit addition is performed (modulo 216): a carry-out from the low-order eight bits propagates through the higher-order bits. Neither the Accumulator nor the Data Pointer is altered. No flags are affected.

Example: An even number from 0 to 6 is in the Accumulator. The following sequence of instructions branches to one of four AJMP instructions in a jump table starting at JMP_TBL.

```
        MOV     DPTR, # JMP_TBL
        JMP     @A + DPTR
JMP_TBL: AJMP   LABEL0
        AJMP    LABEL1
        AJMP    LABEL2
        AJMP    LABEL3
```

If the Accumulator equals 04H when starting this sequence, execution jumps to label LABEL2. Because AJMP is a 2-byte instruction, the jump instructions start at every other address.

Bytes: 1

Cycles: 2

Encoding:

0	1	1	1	0	0	1	1

Operation: JMP

(PC) ← (A) + (DPTR)

JNB bit, rel

Function: Jump if Bit Not set

Description: If the indicated bit is a 0, JNB branches to the indicated address; otherwise, it proceeds with the next instruction. The branch destination is computed by adding the signed relative-displacement in the third instruction byte to the PC, after incrementing the PC to the first byte of the next instruction. *The bit tested is not modified*. No flags are affected.

Example: The data present at input port 1 is 11001010B. The Accumulator holds 56H (01010110B). The following instruction sequence,

JNB P1.3, LABEL1

JNB ACC.3, LABEL2

causes program execution to continue at the instruction at label LABEL2.

Bytes: 3

Cycles: 2

Encoding:

0	0	1	1	0	0	0	0	bit address	rel. address

Operation: JNB

(PC) ← (PC) + 3

IF (bit) = 0

THEN (PC) ← (PC) + *relative offset*

JNC rel

Function: Jump if Carry not set

Description: If the carry flag is a 0, JNC branches to the address indicated; otherwise, it proceeds with the next instruction. The branch destination is computed by adding the signal relative-displacement in the second instruction byte to the PC, after incrementing the PC twice to point to the next instruction. The carry flag is not modified.

Example: The carry flag is set. The following instruction sequence,

```
JNC     LABEL1
CPL     C
JNC     LABEL2
```

clears the carry and causes program execution to continue at the instruction identified by the label LABEL2.

Bytes: 2

Cycles: 2

Encoding:

0	1	0	1	0	0	0	0	rel. address

Operation: JNC

(PC) ← (PC) + 2

IF (CY) = 0

THEN (PC) ← (PC) + *relative offset*

JNZ rel

Function: Jump if Accumulator Not Zero

Description: If any bit of the Accumulator is a one, JNZ branches to the indicated address; otherwise, it proceeds with the next instruction. The branch destination is computed by adding the signed relative-displacement in the second instruction byte to the PC, after incrementing the PC twice. The Accumulator is not modified. No flags are affected.

Example: The Accumulator originally holds 00H. The following instruction sequence,

```
JNZ     LABEL1
INC     A
JNZ     LABEL2
```

sets the Accumulator to 01H and continues at label LABEL2.

Bytes: 2

Cycles: 2

Encoding:

0	1	1	1	0	0	0	0	rel. address

Operation: JNZ

(PC) ← (PC) + 2

IF (A) ≠ 0

THEN (PC) ← (PC) + *relative offset*

JZ rel

Function: Jump if Accumulator Zero

Description: If all bits of the Accumulator are 0, JZ branches to the address indicated; otherwise, it proceeds with the next instruction. The branch destination is computed by adding the signed relative-displacement in the second instruction byte to the PC, after incrementing the PC twice. The Accumulator is not modified. No flags are affected.

Example: The Accumulator originally contains 01H. The following instruction sequence,

```
JZ      LABEL1
DEC     A
JZ      LABEL2
```

changes the Accumulator to 00H and causes program execution to continue at the instruction identified by the label LABEL2.

Bytes: 2

Cycles: 2

Encoding:

0	1	1	0	0	0	0	0	rel. address

Operation: JZ

(PC) ← (PC) + 2

IF (A) = 0

THEN (PC) ← (PC) + *relative offset*

LCALL addr16

Function: Long call

Description: LCALL calls a subroutine located at the indicated address. The instruction adds three to the program counter to generate the address of the next instruction and then pushes the 16-bit result onto the stack (low byte first), incrementing the Stack Pointer by two. The high-order and low-order bytes of the PC are then loaded, respectively, with the second and third bytes of the LCALL instruction. Program execution continues with the instruction at this address. The subroutine may therefore begin anywhere in the full 64K byte program memory address space. No flags are affected.

Example: Initially the Stack Pointer equals 07H. The label SUBRTN is assigned to program memory location 1234H. After executing the instruction,

LCALL SUBRTN

at location 0123H, the Stack Pointer will contain 09H, internal RAM locations 08H and 09H will contain 26H and 01H, and the PC will contain 1234H.

Bytes: 3

Cycles: 2

Encoding:

0	0	0	1	0	0	1	0	addr15 - addr8	addr7 – addr0

Operation: LCALL

(PC) ← (PC) + 3

(SP) ← (SP) + 1

((SP)) ← (PC_{7-0})

(SP) ← (SP) + 1

((SP)) ← (PC_{15-8})

(PC) ← $addr_{15-0}$

LJMP addr16

Function: Long Jump

Description: LJMP causes an unconditional branch to the indicated address, by loading the high-order and low-order bytes of the PC (respectively) with the second and third instruction bytes. The destination may therefore be anywhere in the full 64K program memory address space. No flags are affected.

Example: The label JMPADR is assigned to the instruction at program memory location 1234H. The instruction,

LJMP JMPADR

at location 0123H will load the program counter with 1234H.

Bytes: 3

Cycles: 2

Encoding:

0 0 0 0 0 0 1 0	addr15 - addr8	addr7 – addr0

Operation: LJMP

(PC) ← addr$_{15\text{-}0}$

MOV <dest-byte>, <src-byte>

Function: Move byte variable

Description: The byte variable indicated by the second operand is copied into the location specified by the first operand. The source byte is not affected. No other register or flag is affected. This is by far the most flexible operation. Fifteen combinations of source and destination addressing modes are allowed.

Example: Internal RAM location 30H holds 40H. The value of RAM location 40H is 10H. The data present at input port 1 is 11001010B (0CAH).

```
MOV     R0, #30H        ;R0 < = 30H
MOV     A, @R0          ;A < = 40H
MOV     R1, A           ;R1 < = 40H
MOV     B, @R1          ;B < = 10H
MOV     @R1, P1         ;RAM (40H) < = 0CAH
MOV     P2, P1          ;P2 #0CAH
```

leaves the value 30H in register 0, 40H in both the Accumulator and register 1, 10H in register B, and 0CAH (11001010B) both in RAM location 40H and output on port 2.

MOV A, Rn

Bytes: 1

Cycles: 1

Encoding:

1	1	1	0	1	r	r	r

Operation: MOV

(A) ← (Rn)

***MOV A, direct**

Bytes: 2

Cycles: 1

Encoding:

1	1	1	0	0	1	0	1	direct address

Operation: MOV

(A) ← (direct)

***MOV A, ACC is not a valid instruction**

MOV A, @Ri

Bytes: 1

Cycles: 1

Encoding:

1	1	1	0	0	1	1	i

Operation: MOV

(A) ← ((Ri))

MOV A, #data

Bytes: 2

Cycles: 1

Encoding:

0	1	1	1	0	1	0	0	immediate data

Operation: MOV

(A) ← #data

MOV Rn, A

Bytes: 1

Cycles: 1

Encoding:

1	1	1	1	1	r	r	r

Operation: MOV

(Rn) ← (A)

MOV Rn, direct

Bytes: 2

Cycles: 2

Encoding:

1	0	1	0	1	r	r	r	direct address

Operation: MOV

(Rn) ← (direct)

MOV Rn, #data

Bytes: 2

Cycles: 1

Encoding:

0	1	1	1	1	r	r	r	immediate data

Operation: MOV

(Rn) ← #data

MOV direct, A

Bytes: 2

Cycles: 1

Encoding:

1	1	1	1	0	1	0	1	direct address	

Operation: MOV

(direct) ← (A)

MOV direct, Rn

Bytes: 2

Cycles: 2

Encoding:

1	0	0	0	1	r	r	r	direct address	

Operation: MOV

(direct) ← (Rn)

MOV direct, direct

Bytes: 3

Cycles: 2

Encoding:

1	0	0	0	0	1	0	1	direct addr. (dest)	direct addr. (src)

Operation: MOV

(direct) ← (direct)

MOV direct, @Ri

Bytes: 2

Cycles: 2

Encoding:

1	0	0	0	0	1	1	i	direct address	

Operation: MOV

(direct) ← ((Ri))

MOV direct, #data

Bytes: 3

Cycles: 2

Encoding:

0	1	1	1	0	1	0	1	direct address	immediate data

Operation: MOV

(direct) ← #data

MOV @Ri, A

Bytes: 1

Cycles: 1

Encoding:

1	1	1	1	0	1	1	i

Operation: MOV

((Ri)) ← (A)

MOV @Ri, direct

Bytes: 2

Cycles: 2

Encoding:

1	0	1	0	0	1	1	i

direct address

Operation: MOV

((Ri)) ← (direct)

MOV @Ri, #data

Bytes: 2

Cycles: 1

Encoding:

0	1	1	1	0	1	1	i

immediate data

Operation: MOV

((Ri)) ← #data

MOV <dest-bit>, <src-bit>

Function: Move bit data

Description: MOV <dest-bit>,<src-bit> copies the Boolean variable indicated by the second operand into the location specified by the first operand. One of the operands must be the carry flag; the other may be any directly addressable bit. No other register or flag is affected.

Example: The carry flag is originally set. The data present at input Port 3 is 11000101B. The data previously written to output Port 1 is 35H (00110101B).

```
MOV     P1.3, C
MOV     C, P3.3
MOV     P1.2, C
```

leaves the carry cleared and changes Port 1 to 39H (00111001B).

MOV C, bit

Bytes: 2

Cycles: 1

Encoding:

1	0	1	0	0	0	1	0	bit address

Operation: MOV

(CY) ← (bit)

MOV bit, C

Bytes: 2

Cycles: 2

Encoding:

1	0	0	1	0	0	1	0	bit address

Operation: MOV

(bit) ← (CY)

MOV DPTR, #data16

Function: Load Data Pointer with a 16-bit constant

Description: MOV DPTR, #data16 loads the Data Pointer with the 16-bit constant indicated. The 16-bit constant is loaded into the second and third bytes of the instruction. The second byte (DPH) is the high-order byte, while the third byte (DPL) holds the lower-order byte. No flags are affected.

This is the only instruction which moves 16 bits of data at once.

Example: The instruction,

MOV DPTR, #1234H

loads the value 1234H into the Data Pointer: DPH holds 12H, and DPL holds 34H.

Bytes: 3

Cycles: 2

Encoding:

1	0	0	1	0	0	0	0	immed. data15-8							
immed. data7-0															

Operation: MOV

(DPTR) ← #data$_{15\text{-}0}$

DPH: DPL ← #data$_{15\text{-}8}$: #data$_{7\text{-}0}$

MOVC A, @A+<base-reg>

Function: Move Code byte

Description: The MOVC instructions load the Accumulator with a code byte or constant from program memory. The address of the byte fetched is the sum of the original unsigned 8-bit Accumulator contents and the contents of a 16-bit base register, which may be either the Data Pointer or the PC. In the latter case, the PC is incremented to the address of the following instruction before being added with the Accumulator; otherwise the base register is not altered. Sixteen-bit addition is performed so a carry-out from the low-order eight bits may propagate through higher-order bits. No flags are affected.

Example: A value between 0 and 3 is in the Accumulator. The following instructions will translate the value in the Accumulator to one of four values defined by the DB (define byte) directive.

```
REL_PC:  INC     A
         MOVC    A, @A+PC
         RET
         DB      66H
         DB      77H
         DB      88H
         DB      99H
```

If the subroutine is called with the Accumulator equal to 01H, it returns with 77H in the Accumulator. The INC A before the MOVC instruction is needed to “get around” the RET instruction above the table. If several bytes of code separate the MOVC from the table, the corresponding number is added to the Accumulator instead.

MOVC A, @A+DPTR

Bytes: 1

Cycles: 2

Encoding:

1	0	0	1	0	0	1	1

Operation: MOVC

(A) ← ((A) + (DPTR))

MOVC A, @A+PC

Bytes: 1

Cycles: 2

Encoding:

1	0	0	0	0	0	1	1

Operation: MOVC

(PC) ← (PC) + 1

(A) ← ((A) + (PC))

MOVX <dest-byte>, <src-byte>

Function: Move External

Description: The MOVX instructions transfer data between the Accumulator and a byte of external data memory, which is why "X" is appended to MOV. There are two types of instructions, differing in whether they provide an 8-bit or 16-bit indirect address to the external data RAM.

In the first type, the contents of R0 or R1 in the current register bank provide an 8-bit address multiplexed with data on P0. Eight bits are sufficient for external I/O expansion decoding or for a relatively small RAM array. For somewhat larger arrays, any output port pins can be used to output higher-order address bits. These pins are controlled by an output instruction preceding the MOVX.

In the second type of MOVX instruction, the Data Pointer generates a 16-bit address. P2 outputs the high-order eight address bits (the contents of DPH), while P0 multiplexes the low-order eight bits (DPL) with data. The P2 Special Function Register retains its previous contents, while the P2 output buffers emit the contents of DPH. This form of MOVX is faster and more efficient when accessing very large data arrays (up to 64K bytes), since no additional instructions are needed to set up the output ports.

It is possible to use both MOVX types in some situations. A large RAM array with its high-order address lines driven by P2 can be addressed via the Data Pointer, or with code to output high-order address bits to P2, followed by a MOVX instruction using R0 or R1.

Example: An external 256 byte RAM using multiplexed address/data lines is connected to the 8051 Port 0. Port 3 provides control lines for the external RAM. Ports 1 and 2 are used for normal I/O. Registers 0 and 1 contain 12H and 34H. Location 34H of the external RAM holds the value 56H. The instruction sequence,

MOVX A, @R1

MOVX @R0, A

copies the value 56H into both the Accumulator and external RAM location 12H.

MOVX A, @Ri

Bytes: 1

Cycles: 2

Encoding:

1	1	1	0	0	0	1	i

Operation: MOVX

(A) ← ((Ri))

MOVX A, @DPTR

Bytes: 1

Cycles: 2

Encoding:

1	1	1	0	0	0	0	0

Operation: MOVX

(A) ← ((DPTR))

MOVX @Ri, A

Bytes: 1

Cycles: 2

Encoding:

1	1	1	1	0	0	1	i

Operation: MOVX

((Ri)) ← (A)

MOVX @DPTR, A

Bytes: 1

Cycles: 2

Encoding:

1	1	1	1	0	0	0	0

Operation: MOVX

(DPTR) ← (A)

MUL AB

Function: Multiply

Description: MUL AB multiplies the unsigned 8-bit integers in the Accumulator and register B. The low-order byte of the 16-bit product is left in the Accumulator, and the high-order byte in B. If the product is greater than 255 (0FFH), the overflow flag is set; otherwise it is cleared. The carry flag is always cleared.

Example: Originally the Accumulator holds the value 80 (50H). Register B holds the value 160 (0A0H). The instruction,

MUL AB

will give the product 12,800 (3200H), so B is changed to 32H (00110010B) and the Accumulator is cleared. The overflow flag is set, carry is cleared.

Bytes: 1

Cycles: 4

Encoding:

1	0	1	0	0	1	0	0

Operation: MUL

$(A)_{7-0} \leftarrow (A) \times (B)$

$(B)_{15-8}$

NOP

Function: No Operation

Description: Execution continues at the following instruction. Other than the PC, no registers or flags are affected.

Example: A low-going output pulse on bit 7 of Port 2 must last exactly 5 cycles. A simple SETB/CLR sequence generates a one-cycle pulse, so four additional cycles must be inserted. This may be done (assuming no interrupts are enabled) with the following instruction sequence,

```
CLR     P2.7
NOP
NOP
NOP
NOP
SETB    P2.7
```

Bytes: 1

Cycles: 1

Encoding:

0	0	0	0	0	0	0	0

Operation: NOP

(PC) ← (PC) + 1

ORL <dest-byte>, <src-byte>

Function: Logical-OR for byte variables

Description: ORL performs the bitwise logical-OR operation between the indicated variables, storing the results in the destination byte. No flags are affected.

The two operands allow six addressing mode combinations. When the destination is the Accumulator, the source can use register, direct, register-indirect, or immediate addressing; when the destination is a direct address, the source can be the Accumulator or immediate data.

Note: When this instruction is used to modify an output port, the value used as the original port data is read from the output data latch, *not* the input pins.

Example: If the Accumulator holds 0C3H (11000011B) and R0 holds 55H (01010101B) then the following instruction,

ORL A, R0

leaves the Accumulator holding the value 0D7H (1101011lB).When the destination is a directly addressed byte, the instruction can set combinations of bits in any RAM location or hardware register. The pattern of bits to be set is determined by a mask byte, which may be either a constant data value in the instruction or a variable computed in the Accumulator at run-time. The instruction,

ORL P1, #00110010B

sets bits 5, 4, and 1 of output Port 1.

ORL A, Rn

Bytes: 1

Cycles: 1

Encoding:

0	1	0	0	1	r	r	r

Operation: ORL

(A) ← (A) OR (Rn)

ORL A, direct

Bytes: 2

Cycles: 1

Encoding:

0	1	0	0	0	1	0	1	direct address

Operation: ORL

(A) ← (A) OR (direct)

ORL A, @Ri

Bytes: 1

Cycles: 1

Encoding:

0	1	0	0	0	1	1	i

Operation: ORL

(A) ← (A) OR ((Ri))

ORL A, #data

Bytes: 2

Cycles: 1

Encoding:

0	1	0	0	0	1	0	0	immediate data

Operation: ORL

(A) ← (A) OR #data

ORL direct, A

Bytes: 2

Cycles: 1

Encoding:

0	1	0	0	0	0	1	0	direct address

Operation: ORL

(direct) ← (direct) OR (A)

ORL direct, #data

Bytes: 3

Cycles: 2

Encoding:

0	1	0	0	0	0	1	1	direct address	immediate data

Operation: ORL

(direct) ← (direct) OR #data

ORL C, <src-bit>

Function: Logical-OR for bit variables

Description: Set the carry flag if the Boolean value is a logical 1; leave the carry in its current state otherwise. A slash ("/ ") preceding the operand in the assembly language indicates that the logical complement of the addressed bit is used as the source value, but the source bit itself is not affected. No other flags are affected.

Example: Set the carry flag if and only if P1.0 = 1, ACC. 7 = 1, or OV = 0:

```
MOV     C,P1.0          ;LOAD CARRY WITH INPUT PIN P10
ORL     C,ACC.7         ;OR CARRY WITH THE ACC. BIT 7
ORL     C,/OV           ;OR CARRY WITH THE INVERSE OF OV.
```

ORL C, bit

Bytes: 2

Cycles: 2

Encoding:

0	1	1	1	0	0	1	0	bit address

Operation: ORL

(CY) ← (CY) OR (bit)

ORL C, /bit

Bytes: 2

Cycles: 2

Encoding:

1	0	1	0	0	0	0	0	bit address

Operation: ORL

(CY) ← (CY) OR NOT(bit)

POP direct

Function: Pop from stack.

Description: The contents of the internal RAM location addressed by the Stack Pointer is read, and the Stack Pointer is decremented by one. The value read is then transferred to the directly addressed byte indicated. No flags are affected.

Example: The Stack Pointer originally contains the value 32H, and internal RAM locations 30H through 32H contain the values 20H, 23H, and 01H, respectively. The following instruction sequence,

```
POP     DPH
POP     DPL
```

leaves the Stack Pointer equal to the value 30H and sets the Data Pointer to 0123H. At this point, the following instruction,

```
POP     SP
```

leaves the Stack Pointer set to 20H. In this special case, the Stack Pointer was decremented to 2FH before being loaded with the value popped (20H).

Bytes: 2

Cycles: 2

Encoding:

1	1	0	1	0	0	0	0	direct address

Operation: POP

(direct) ← ((SP))

(SP) ← (SP) - 1

PUSH direct

Function: Push onto stack

Description: The Stack Pointer is incremented by one. The contents of the indicated variable is then copied into the internal RAM location addressed by the Stack Pointer. Otherwise no flags are affected.

Example: On entering an interrupt routine, the Stack Pointer contains 09H. The Data Pointer holds the value 0123H. The following instruction sequence,

PUSH DPL

PUSH DPH

leaves the Stack Pointer set to 0BH and stores 23H and 01H in internal RAM locations 0AH and 0BH, respectively.

Bytes: 2

Cycles: 2

Encoding:

1	1	0	0	0	0	0	0	direct address

Operation: PUSH

(SP) ← (SP) + 1

((SP)) ← (direct)

RET

Function: Return from subroutine

Description: RET pops the high- and low-order bytes of the PC successively from the stack, decrementing the Stack Pointer by two. Program execution continues at the resulting address, generally the instruction immediately following an ACALL or LCALL. No flags are affected.

Example: The Stack Pointer originally contains the value 0BH. Internal RAM locations 0AH and 0BH contain the values 23H and 01H, respectively. The following instruction,

RET

leaves the Stack Pointer equal to the value 09H. Program execution continues at location 0123H.

Bytes: 1

Cycles: 2

Encoding:

0	0	1	0	0	0	1	0

Operation: RET

$(PC_{15-8}) \leftarrow ((SP))$

$(SP) \leftarrow (SP) - 1$

$(PC_{7-0}) \leftarrow ((SP))$

$(SP) \leftarrow (SP) - 1$

RETI

Function: Return from interrupt

Description: RETI pops the high- and low-order bytes of the PC successively from the stack and restores the interrupt logic to accept additional interrupts at the same priority level as the one just processed. The Stack Pointer is left decremented by two. No other registers are affected; the PSW is *not* automatically restored to its pre-interrupt status. Program execution continues at the resulting address, which is generally the instruction immediately after the point at which the interrupt request was detected. If a lower- or same-level interrupt was pending when the RETI instruction is executed, that one instruction is executed before the pending interrupt is processed.

Example: The Stack Pointer originally contains the value 0BH. An interrupt was detected during the instruction ending at location 0122H. Internal RAM locations 0AH and 0BH contain the values 23H and 01H, respectively. The following instruction,

RETI

leaves the Stack Pointer equal to 09H and returns program execution to location 0123H.

Bytes: 1

Cycles: 2

Encoding:

0	0	1	1	0	0	1	0

Operation: RETI

$(PC_{15-8}) \leftarrow ((SP))$

$(SP) \leftarrow (SP) - 1$

$(PC_{7-0}) \leftarrow ((SP))$

$(SP) \leftarrow (SP) - 1$

RL A

Function: Rotate Accumulator Left

Description: The eight bits in the Accumulator are rotated one bit to the left. Bit 7 is rotated into the bit 0 position. No flags are affected.

Example: The Accumulator holds the value 0C5H (11000101B). The following instruction,

RL A

leaves the Accumulator holding the value 8BH (10001011B) with the carry unaffected.

Bytes: 1

Cycles: 1

Encoding:

0	0	1	0	0	0	1	1

Operation: RL

$(A_{n+1}) \leftarrow (A_n)$, n = 0 - 6

$(A_0) \leftarrow (A_7)$

RLC A

Function: Rotate Accumulator Left through the Carry flag

Description: The eight bits in the Accumulator and the carry flag are together rotated one bit to the left. Bit 7 moves into the carry flag; the original state of the carry flag moves into the bit 0 position. No other flags are affected.

Example: The Accumulator holds the value 0C5H(11000101B), and the carry is zero. The following instruction,

RLC A

leaves the Accumulator holding the value 8BH (10001010B) with the carry set.

Bytes: 1

Cycles: 1

Encoding:

0	0	1	1	0	0	1	1

Operation: RLC

$(A_{n+1}) \leftarrow (A_n)$, n = 0 - 6

$(A_0) \leftarrow (CY)$

$(CY) \leftarrow (A_7)$

RR A

Function: Rotate Accumulator Right

Description: The eight bits in the Accumulator are rotated one bit to the right. Bit 0 is rotated into the bit 7 position. No flags are affected.

Example: The Accumulator holds the value 0C5H (11000101B). The following instruction,

RR A

leaves the Accumulator holding the value 0E2H (11100010B) with the carry unaffected.

Bytes: 1

Cycles: 1

Encoding:

0	0	0	0	0	0	1	1

Operation: RR

$(A_n) \leftarrow (A_{n+1})$, n = 0 - 6

$(A_7) \leftarrow (A_0)$

RRC A

Function: Rotate Accumulator Right through Carry flag

Description: The eight bits in the Accumulator and the carry flag are together rotated one bit to the right. Bit 0 moves into the carry flag; the original value of the carry flag moves into the bit 7 position. No other flags are affected.

Example: The Accumulator holds the value 0C5H (11000101B), the carry is zero. The following instruction,

RRC A

leaves the Accumulator holding the value 62 (01100010B) with the carry set.

Bytes: 1

Cycles: 1

Encoding:

0	0	0	1	0	0	1	1

Operation: RRC

$(A_n) \leftarrow (A_{n+1})$, n = 0 - 6

$(A_7) \leftarrow (CY)$

$(CY) \leftarrow (A_0)$

SETB <bit>

Function: Set Bit

Description: SETB sets the indicated bit to one. SETB can operate on the carry flag or any directly addressable bit. No other flags are affected.

Example: The carry flag is cleared. Output Port 1 has been written with the value 34H (00110100B). The following instructions,

SETB C

SETB P1.0

sets the carry flag to 1 and changes the data output on Port 1 to 35H (00110101B).

SETB C

Bytes: 1

Cycles: 1

Encoding:

1	1	0	1	0	0	1	1

Operation: SETB

(CY) ← 1

SETB bit

Bytes: 2

Cycles: 1

Encoding:

1	1	0	1	0	0	1	0	bit address

Operation: SETB

(bit) ← 1

SJMP rel

Function: Short Jump

Description: Program control branches unconditionally to the address indicated. The branch destination is computed by adding the signed displacement in the second instruction byte to the PC, after incrementing the PC twice. Therefore, the range of destinations allowed is from 128 bytes preceding this instruction 127 bytes following it.

Example: The label RELADR is assigned to an instruction at program memory location 0123H. The following instruction,

SJMP RELADR

assembles into location 0100H. After the instruction is executed, the PC contains the value 0123H.

Note: Under the above conditions the instruction following SJMP is at 102H. Therefore, the displacement byte of the instruction is the relative offset (0123H-0102H) = 21H. Put another way, an SJMP with a displacement of 0FEH is a one-instruction infinite loop.

Bytes: 2

Cycles: 2

Encoding:

1	0	0	0	0	0	0	0	rel. address

Operation: SJMP

(PC) ← (PC) + 2

(PC) ← (PC) + *relative offset*

SUBB A, <src-byte>

Function: Subtract with borrow

Description: SUBB subtracts the indicated variable and the carry flag together from the Accumulator, leaving the result in the Accumulator. SUBB sets the carry (borrow) flag if a borrow is needed for bit 7 and clears C otherwise. (If C was set *before* executing a SUBB instruction, this indicates that a borrow was needed for the previous step in a multiple-precision subtraction, so the carry is subtracted from the Accumulator along with the source operand.)

AC is set if a borrow is needed for bit 3 and cleared otherwise. OV is set if a borrow is needed into bit 6, but not into bit 7, or into bit 7, but not bit 6.

When subtracting signed integers, OV indicates a negative number produced when a negative value is subtracted from a positive value, or a positive result when a positive number is subtracted from a negative number.

The source operand allows four addressing modes: register, direct, register-indirect, or immediate.

Example: The Accumulator holds 0C9H (11001001B), register 2 holds 54H (01010100B), and the carry flag is set. The instruction,

SUBB A, R2

will leave the value 74H (01110100B) in the accumulator, with the carry flag and AC cleared but OV set.

Notice that 0C9H minus 54H is 75H. The difference between this and the above result is due to the carry (borrow) flag being set before the operation. If the state of the carry is not known before starting a single or multiple-precision subtraction, it should be explicitly cleared by CLR C instruction.

SUBB A, Rn

Bytes: 1

Cycles: 1

Encoding:

1	0	0	1	1	r	r	r

Operation: SUBB

(A) ← (A) - (CY) - (Rn)

SUBB A, direct

Bytes: 2

Cycles: 1

Encoding:

1	0	0	1	0	1	0	1	direct address

Operation: SUBB

(A) ← (A) - (CY) - (direct)

SUBB A, @Ri

Bytes: 1

Cycles: 1

Encoding:

1	0	0	1	0	1	1	i

Operation: SUBB

(A) ← (A) - (CY) - ((Ri))

SUBB A, #data

Bytes: 2

Cycles: 1

Encoding:

1	0	0	1	0	1	0	0	immediate data

Operation: SUBB

(A) ← (A) - (CY) - #data

SWAP A

Function: Swap nibbles within the Accumulator

Description: SWAP A interchanges the low- and high-order nibbles (four-bit fields) of the Accumulator (bits 3 through 0 and bits 7 through 4). The operation can also be thought of as a 4-bit rotate instruction. No flags are affected.

Example: The Accumulator holds the value 0C5H (11000101B). The instruction,

SWAP A

leaves the Accumulator holding the value 5CH (01011100B).

Bytes: 1

Cycles: 1

Encoding:

1	1	0	0	0	1	0	0

Operation: SWAP

$(A_{3-0}) \leftrightarrow (A_{7-4})$

XCH A, <byte>

Function: Exchange Accumulator with byte variable

Description: XCH loads the Accumulator with the contents of the indicated variable, at the same time writing the original Accumulator contents to the indicated variable. The source/destination operand can use register, direct, or register-indirect addressing.

Example: R0 contains the address 20H. The Accumulator holds the value 3FH (0011111lB). Internal RAM location 20H holds the value 75H (01110101B). The following instruction,

XCH A,@R0

leaves RAM location 20H holding the values 3FH (00111111B) and 75H (01110101B) in the accumulator.

XCH A, Rn

Bytes: 1

Cycles: 1

Encoding:

1	1	0	0	1	r	r	r

Operation: XCH

(A) ↔ (Rn)

XCH A, direct

Bytes: 2

Cycles: 1

Encoding:

1	1	0	0	0	1	0	1	direct address

Operation: XCH

(A) ↔ (direct)

XCH A, @Ri

Bytes: 1

Cycles: 1

Encoding:

1	1	0	0	0	1	1	i

Operation: XCH

(A) ↔ ((Ri))

XCHD A, @Ri

Function: Exchange Digit

Description: XCHD exchanges the low-order nibble of the Accumulator (bits 3 through 0), generally representing a hexadecimal or BCD digit, with that of the internal RAM location indirectly addressed by the specified register. The high-order nibbles (bits 7-4) of each register are not affected. No flags are affected.

Example: R0 contains the address 20H. The Accumulator holds the value 36H (00110110B). Internal RAM location 20H holds the value 75H (01110101B). The following instruction,

XCHD A,@R0

leaves RAM location 20H holding the value 76H (01110110B) and 35H (00110101B) in the Accumulator.

Bytes: 1

Cycles: 1

Encoding:

1	1	0	1	0	1	1	i

Operation: XCHD

$(A_{3-0}) \leftrightarrow ((Ri_{3-0}))$

XRL <dest-byte>, <src-byte>

Function: Logical Exclusive-OR for byte variables

Description: XRL performs the bitwise logical Exclusive-OR operation between the indicated variables, storing the results in the destination. No flags are affected.

The two operands allow six addressing mode combinations. When the destination is the Accumulator, the source can use register, direct, register-indirect, or immediate addressing; when the destination is a direct address, the source can be the Accumulator or immediate data.

Note: When this instruction is used to modify an output port, the value used as the original port data is read from the output data latch, *not* the input pins.

Example: If the Accumulator holds 0C3H (1100001lB) and register 0 holds 0AAH (10101010B) then the instruction,

XRL A,R0

leaves the Accumulator holding the value 69H (01101001B).

When the destination is a directly addressed byte, this instruction can complement combinations of bits in any RAM location or hardware register. The pattern of bits to be complemented is then determined by a mask byte, either a constant contained in the instruction or a variable computed in the Accumulator at run-time. The following instruction,

XRL P1,#00110001B

complements bits 5, 4, and 0 of output Port 1.

XRL A, Rn

Bytes: 1

Cycles: 1

Encoding:

0	1	1	0	1	r	r	r

Operation: XRL

(A) ← (A) XOR (Rn)

XRL A, direct

Bytes: 2

Cycles: 1

Encoding:

0	1	1	0	0	1	0	1	direct address

Operation: XRL

(A) ← (A) XOR (direct)

XRL A, Ri

Bytes: 1

Cycles: 1

Encoding:

0	1	1	0	0	1	1	i

Operation: XRL

(A) ← (A) XOR ((Ri))

XRL A, #data

Bytes: 2

Cycles: 1

Encoding:

0	1	1	0	0	1	0	0	immediate data

Operation: XRL

(A) ← (A) XOR #data

XRL direct, A

Bytes: 2

Cycles: 1

Encoding:

0	1	1	0	0	0	1	0	direct address

Operation: XRL

(direct) ← (direct) XOR (A)

XRL direct, #data

Bytes: 3

Cycles: 2

Encoding:

0	1	1	0	0	0	1	1	direct address	immediate data

Operation: XRL

(direct) ← (direct) XOR #data

SN8F5000 Family Instruction Set

8051-based Microcontroller

Corporate Headquarters
10F-1, No. 36, Taiyuan St.
Chupei City, Hsinchu, Taiwan
TEL: +886-3-5600888
FAX: +886-3-5600889

Taipei Sales Office
15F-2, No. 171, Songde Rd.
Taipei City, Taiwan
TEL: +886-2-27591980
FAX: +886-2-27598180
mkt@sonix.com.tw
sales@sonix.com.tw

Hong Kong Sales Office
Unit 2603, No. 11, Wo Shing St.
Fo Tan, Hong Kong
TEL: +852-2723-8086
FAX: +852-2723-9179
hk@sonix.com.tw

Shenzhen Contact Office
High Tech Industrial Park,
Shenzhen, China
TEL: +86-755-2671-9666
FAX: +86-755-2671-9786
mkt@sonix.com.tw
sales@sonix.com.tw

USA Office
TEL: +1-714-3309877
TEL: +1-949-4686539
tlightbody@earthlink.net

Japan Office
2F, 4 Chome-8-27 Kudanminami
Chiyoda-ku, Tokyo, Japan
TEL: +81-3-6272-6070
FAX: +81-3-6272-6165
jpsales@sonix.com.tw

FAE Support via email
8-bit Microcontroller Products:
sa1fae@sonix.com.tw
All Products: fae@sonix.com.tw